Method and system for debugging using replicated logic and...

Details Method and system for debugging using replicated logic and... Method and system for debugging using replicated logic and...

2007-04-03

2010-02-16

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C703S013000, C703S014000

Reexamination Certificate

active

07665046

ABSTRACT:
A method and system for debugging using replicated logic and trigger logic is described. A representation of a circuit is compiled. One or more signals are selected for triggering and trigger logic is inserted into the circuit. A portion of the circuit is selected for replication. The selected portion of the circuit is replicated and delay logic is inserted to delay the inputs into the replicated portion of the circuit. The representation of the circuit is recompiled and programmed into a hardware device. A debugger may then be invoked. One or more of the triggering signals are selected. For each selected triggering signal, one or more states are selected to setup a trigger condition. The hardware device may then be run. The replicated portion of the circuit will be paused when the trigger condition occurs. The states of registers in the replicated portion of the circuit and the sequence of steps that led to the trigger condition may then be recorded.

REFERENCES:
patent: 5056094 (1991-10-01), Whetsel
patent: 5309035 (1994-05-01), Watson, Jr. et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5495487 (1996-02-01), Whetsel, Jr.
patent: 5706473 (1998-01-01), Yu et al.
patent: 5923676 (1999-07-01), Sunter et al.
patent: 6014510 (2000-01-01), Burks et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6438735 (2002-08-01), McElvain et al.
patent: 6516449 (2003-02-01), Masud
patent: 6519754 (2003-02-01), McElvain et al.
patent: 6530073 (2003-03-01), Morgan
patent: 6557145 (2003-04-01), Boyle et al.
patent: 6580299 (2003-06-01), Horan et al.
patent: 6651227 (2003-11-01), Abadir et al.
patent: 6668364 (2003-12-01), McElvain et al.
patent: 6687882 (2004-02-01), McElvain et al.
patent: 6701491 (2004-03-01), Yang
patent: 6725406 (2004-04-01), Kakizawa et al.
patent: 6871329 (2005-03-01), Matsumoto
patent: 6904576 (2005-06-01), Ng et al.
patent: 7010769 (2006-03-01), McElvain et al.
patent: 7055117 (2006-05-01), Yee
patent: 7065481 (2006-06-01), Schubert et al.
patent: 2001/0025369 (2001-09-01), Chang et al.
patent: 2002/0138801 (2002-09-01), Wang et al.
patent: 2003/0069724 (2003-04-01), Schubert et al.
patent: 2003/0079195 (2003-04-01), McElvain et al.
patent: 2003/0115564 (2003-06-01), Chang et al.
patent: 2004/0030999 (2004-02-01), Ng et al.
patent: 2004/0215435 (2004-10-01), Hunt et al.
patent: 1168206 (2002-01-01), None
patent: 10010196 (1998-01-01), None
patent: 10177590 (1998-06-01), None
patent: 10-0710972 (2007-04-01), None
patent: 10-0767957 (2007-10-01), None
patent: 10-0812938 (2008-03-01), None
Koch, Gernot H., et al. “Breakpoints and Breakpoint Detection in Source-Level Emulation,”ACM Transactions on Design Automation of Electronic Systems, 3:2 (Apr. 1998), pp. 209-230.
Neumann, I. et al., “Cell Replication and Redundancy Elimination During Placement for Cycle Time Optimization,” 1999 IEEE/ACM International Conference on Computer-Aided Design, Nov. 1999, pp. 25-30.
PCT International Search Report and Written Opinion for PCT International Appln No. US2006/030417, mailed Jan. 8, 2007 (10 pages).
PCT International Search Report and Written Opinion for PCT International Appln No. US2006/013910, mailed Feb. 1, 2007 (12 pages).
PCT International Search Report for PCT International Appln No. US03/24601, mailed Apr. 16, 2004 (7 pages).
PCT International Preliminary Report on Patentability for PCT Appln. No. US2006/013910, mailed Nov. 1, 2007 (8 pages).
PCT International Preliminary Report on Patentability for PCT International Appln No. PCT/US2006/030417, mailed Feb. 14, 2008 (7 pages).
PCT International Preliminary Report on Patentability for PCT Appln. No. US03/24601, mailed Feb. 12, 2007 (6 pages).
Courtoy, Michel. “Rapid Prototyping for Communications Design Validation,” Southcon/96 Conference Record, IEEE (Jun. 25-27, 1996), pp. 49-54.

Affiliated with

Also associated with

Rating

Method and system for debugging using replicated logic and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for debugging using replicated logic and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for debugging using replicated logic and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4163866