Semiconductor device and manufacturing method of the same

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C438S163000, C257SE21411

Reexamination Certificate

active

07807516

ABSTRACT:
To provide a manufacturing method in which LDD regions with different widths are formed in a self-aligned manner, and the respective widths are precisely controlled in accordance with each circuit. By using a photomask or a reticle provided with an auxiliary pattern having a light intensity reduction function formed of a diffraction grating pattern or a semi-transparent film, the width of a region with a small thickness of a gate electrode can be freely set, and the widths of two LDD regions capable of being formed in a self-aligned manner with the gate electrode as a mask can be different in accordance with each circuit. In one TFT, both of two LDD regions with different widths overlap a gate electrode.

REFERENCES:
patent: 5412493 (1995-05-01), Kunii et al.
patent: 6074900 (2000-06-01), Yamazaki et al.
patent: 6355512 (2002-03-01), Yamazaki et al.
patent: 6677221 (2004-01-01), Kawasaki et al.
patent: 6909411 (2005-06-01), Yamazaki et al.
patent: 7041540 (2006-05-01), Chang et al.
patent: 7064020 (2006-06-01), Yamazaki
patent: 7145536 (2006-12-01), Yamazaki et al.
patent: 7172931 (2007-02-01), Monoe et al.
patent: 7344931 (2008-03-01), Sera et al.
patent: 2002/0025591 (2002-02-01), Ohnuma et al.
patent: 2006/0014335 (2006-01-01), Ohnuma et al.
patent: 2006/0278875 (2006-12-01), Ohnuma et al.
patent: 08-139337 (1996-05-01), None
patent: 10-027913 (1998-01-01), None
patent: 2002-151523 (2002-05-01), None
Japan 08-139337—English abstract provided by esp@cenet Worldwide (2006) and family to U.S. Patent No. 6,074,900 (Desig. ID “AD”) and U.S. Patent No. 6,355,512 (Desig. ID “AE”).
Japan 10-027913—English abstract provided by esp@cenet Worldwide (2006).
Japan 2002-151523—English abstract provided by esp@cenet Worldwide (2006) and family to U.S. Patent Application Publication No. 2002/0025591 (Desig. ID “AA”) and U.S. Patent Application Publication No. 2006/0014335 (Desig. ID “AB”).
Hideto Ohnuma et al.; U.S. Appl. No. 11/383,694, filed May 16, 2006.
Hideto Ohnuma et al.; U.S. Appl. No. 11/421,922, filed Jun. 2, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device and manufacturing method of the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and manufacturing method of the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and manufacturing method of the same will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4157368

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.