Instructions for ordering execution in pipelined processes

Details Instructions for ordering execution in pipelined processes Instructions for ordering execution in pipelined processes

2008-06-24

2010-11-30

Lee, Chun-Kuan (Department: 2181)

Electrical computers and digital processing systems: processing

Processing control

Processing control for data transfer

C717S151000, C717S159000, C717S149000

Reexamination Certificate

active

07844802

ABSTRACT:
Ordering instructions for specifying the execution order of other instructions improve throughput in a pipelined multiprocessor. Memory write operations local to a CPU are allowed to occur in an arbitrary order, and constraints are placed on shared memory operations. Multiple sets of instructions are provided in which order of execution of the instructions is maintained through the use of CPU registers, write buffers in conjunction with assignment of sequence numbers to the instruction, or a hierarchical ordering system. The system ensures that an earlier designated instruction has reach a specified state of execution prior to a latter instruction reaching a specified state of execution. The ordering of operations allows memory operations local to a CPU to occur in conjunction with other memory operations that are not affected by such execution.

REFERENCES:
patent: 5117350 (1992-05-01), Parrish et al.
patent: 5526495 (1996-06-01), Shibata et al.
patent: 5592625 (1997-01-01), Sandberg
patent: 5625832 (1997-04-01), Ohsawa et al.
patent: 5749095 (1998-05-01), Hagersten
patent: 5761474 (1998-06-01), Lesartre et al.
patent: 5850632 (1998-12-01), Robertson
patent: 5889974 (1999-03-01), Harriman et al.
patent: 5898853 (1999-04-01), Panwar et al.
patent: 5913925 (1999-06-01), Kahle et al.
patent: 5941983 (1999-08-01), Gupta et al.
patent: 5958019 (1999-09-01), Hagerston et al.
patent: 6108737 (2000-08-01), Sharma et al.
patent: 04-060743 (1992-02-01), None
patent: 09-044460 (1997-02-01), None
patent: 2001043203 (2001-02-01), None
Gharachorloo et al., “Memory consistency and event ordering in scalable shared-memory multiprocessor”, 1990.

Affiliated with

Also associated with

Rating

Instructions for ordering execution in pipelined processes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Instructions for ordering execution in pipelined processes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Instructions for ordering execution in pipelined processes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4156239