Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2007-12-28
2010-11-23
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S189050
Reexamination Certificate
active
07839709
ABSTRACT:
A semiconductor memory device is capable of reducing a test time upon the same condition of the actual operation thereof. The semiconductor memory device includes an output data select unit and a data output unit. The output data select unit selectively outputs valid data, which are loaded on a plurality of global lines, in response to an output control signal activated after a delay time corresponding to an additive latency from entry of a read operation in a test mode. The data output unit aligns data outputted from the output data select unit and outputs the aligned data through data pads.
REFERENCES:
patent: 5787097 (1998-07-01), Roohparvar et al.
patent: 5864510 (1999-01-01), Nakaoka
patent: 6546512 (2003-04-01), Ochoa et al.
patent: 2003/0188238 (2003-10-01), Partsch et al.
patent: 2005/0213397 (2005-09-01), Santin
patent: 2006/0123291 (2006-06-01), Kim
patent: 2007/0121397 (2007-05-01), Lee et al.
patent: 2007/0260925 (2007-11-01), Do
patent: 100269299 (2000-07-01), None
patent: 1020050011942 (2005-01-01), None
Do Chang-Ho
Kim Jae-Il
Blakely & Sokoloff, Taylor & Zafman
Hynix / Semiconductor Inc.
Phung Anh
LandOfFree
Semiconductor memory device having I/O unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having I/O unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having I/O unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4155584