Digital transmit phase trimming

Details Digital transmit phase trimming Digital transmit phase trimming

2005-01-27

2009-12-01

Bayard, Emmanuel (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S376000

Reexamination Certificate

active

07627069

ABSTRACT:
A circuit has a phase adjustment circuit to generate an adjusted clock signal by adjusting a first clock signal in accordance with a control signal. A multiplexer receives input data signals on a plurality of first data lines and outputs onto at least one second data line output data signals in accordance with a plurality of second clock signals. A timing measurement circuit determines at least one timing parameter of at least one output data signal on at least the one second data line and generates the control signal in accordance with a deviation of at least the one timing parameter from a desired value.

REFERENCES:
patent: 3654394 (1972-04-01), Gordon
patent: 4390988 (1983-06-01), Best et al.
patent: 5075566 (1991-12-01), Chuang et al.
patent: 5808571 (1998-09-01), Kuwata et al.
patent: 5850422 (1998-12-01), Chen
patent: 6211714 (2001-04-01), Jeong
patent: 6570944 (2003-05-01), Best et al.
patent: 6674772 (2004-01-01), Dally et al.
patent: 6677793 (2004-01-01), Chan et al.
patent: 7149269 (2006-12-01), Cranford et al.
patent: 2004/0150453 (2004-08-01), Farjad-rad
patent: 2005/0108600 (2005-05-01), Arguelles
patent: 2006/0045224 (2006-03-01), Cranford et al.
International Search Report for International Application No. PCT/US2006/001592, mailed Feb. 23, 2007.
Lee, M.E., et al., “Low-Power Area-Efficient High-Speed I/0 Circuit Techniques,” IEEE J. of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1591-1599.
Wang, Y.M., et al., “A Low-Power Half-Delay-Line Fast Skew-Compensation Circuit,” IEEE J. of Solid-State Circuits, vol. 39, No. 6, Jun. 2004, pp. 906-918.
Van De Beek, R.C.H., et al., “Low-Jitter Clock Multiplication: A Comparison Between PLLs and DLLs,” IEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 49, No. 8, Aug. 2002, pp. 555-556.
Weinlader, D.K., “Precision CMOS Receivers for VLSI Testing Applications,” Doctoral Dissertation, Stanford University, Nov. 2001.

Affiliated with

Also associated with

Rating

Digital transmit phase trimming does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Digital transmit phase trimming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital transmit phase trimming will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4145270