Flash memory device having multi-level cell and reading and...

Details Flash memory device having multi-level cell and reading and... Flash memory device having multi-level cell and reading and...

2008-02-21

2009-02-10

Nguyen, Viet Q (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185180, C365S185190, C365S189150

Reexamination Certificate

active

07489544

ABSTRACT:
There is provided a flash memory device with multi-level cell and a reading and programming method thereof. The flash memory device with multi-level cell includes a memory cell array, a unit for precharging bit line, a bit line voltage supply circuit for supplying a voltage to the bit line, and first to third latch circuits each of which performs different function from each other. The reading and programming methods are performed by LSB and MSB reading and programming operations. A reading method in the memory device is achieved by reading an LSB two times and by reading an MSB one time. A programming method is achieved by programming an LSB one time and programming an MSB one time. Data having multi-levels can be programmed into memory cells by two times programming operations.

REFERENCES:
patent: 5986929 (1999-11-01), Sugiura et al.
patent: 6163485 (2000-12-01), Kawahara et al.
patent: 6426892 (2002-07-01), Shibata et al.
patent: 6490201 (2002-12-01), Sakamoto
patent: 6625057 (2003-09-01), Iwata
patent: 6807096 (2004-10-01), Toda
patent: 6870763 (2005-03-01), Banks
patent: 7035144 (2006-04-01), Kim et al.
patent: 7117295 (2006-10-01), Kunori
patent: 7164601 (2007-01-01), Mitani et al.
patent: 7200044 (2007-04-01), Won et al.
patent: 7221598 (2007-05-01), Jeong
patent: 7254064 (2007-08-01), Kim et al.
patent: 7296111 (2007-11-01), Kunori
patent: 7301825 (2007-11-01), Seong et al.
patent: 7359245 (2008-04-01), Kim et al.
patent: 02000339975 (2000-12-01), None
Takeuchi, Ken, Tanaka, Tomoharu and Tanzawa, Toru, A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories, IEEE Journal of Solid-State Circuits, vol. 33, No. 8, Aug. 1998, pp. 1228-1238.

Affiliated with

Also associated with

Rating

Flash memory device having multi-level cell and reading and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flash memory device having multi-level cell and reading and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flash memory device having multi-level cell and reading and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4138572