Hardware-error tolerant computing

Details Hardware-error tolerant computing Hardware-error tolerant computing

2006-02-28

2009-02-17

Beausoliel, Robert (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S011000, C714S030000, C714S005110, C710S040000

Reexamination Certificate

active

07493516

ABSTRACT:
Embodiments include a computing system, a device, and a method. A computing system includes a processor subsystem having an adjustable operating parameter. The computing system also includes an information store operable to save a sequence of instructions. The computing system further includes a controller module. The controller module includes a monitor circuit for detecting an incidence of an operating-parameter-caused error corresponding to an execution of an instruction of the sequence of instructions by the processor subsystem. The controller further includes a control circuit for adjusting the adjustable operating parameter based upon an error-tolerant performance criterion.

REFERENCES:
patent: 4484275 (1984-11-01), Katzman et al.
patent: 4639864 (1987-01-01), Katzman et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4672537 (1987-06-01), Katzman et al.
patent: 4751639 (1988-06-01), Corcoran et al.
patent: 4807116 (1989-02-01), Katzman et al.
patent: 4817091 (1989-03-01), Katzman et al.
patent: 4819154 (1989-04-01), Stiffler et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 5526313 (1996-06-01), Etoh et al.
patent: 5535405 (1996-07-01), Byers et al.
patent: 5691870 (1997-11-01), Gebara
patent: 5774736 (1998-06-01), Wright et al.
patent: 6021489 (2000-02-01), Poplingher
patent: 6199095 (2001-03-01), Robinson
patent: 6216236 (2001-04-01), Miyao et al.
patent: 6247118 (2001-06-01), Zumkehr et al.
patent: 6374349 (2002-04-01), McFarling
patent: 6427206 (2002-07-01), Yeh et al.
patent: 6625750 (2003-09-01), Duso et al.
patent: 6763452 (2004-07-01), Hohensee et al.
patent: 6924790 (2005-08-01), Bi
patent: 6954923 (2005-10-01), Yates, Jr. et al.
patent: 2001/0011346 (2001-08-01), Yoshimi
patent: 2001/0020267 (2001-09-01), Koino
patent: 2001/0021974 (2001-09-01), Lee
patent: 2001/0025338 (2001-09-01), Zumkehr et al.
patent: 2001/0032309 (2001-10-01), Henry et al.
patent: 2001/0047467 (2001-11-01), Yeh et al.
patent: 2002/0032718 (2002-03-01), Yates et al.
patent: 2002/0087828 (2002-07-01), Arimilli et al.
patent: 2002/0112227 (2002-08-01), Kramskoy et al.
patent: 2002/0184385 (2002-12-01), Kato
patent: 2003/0005265 (2003-01-01), Barowski et al.
patent: 2003/0079113 (2003-04-01), Nguyen et al.
patent: 2003/0200537 (2003-10-01), Barsness et al.
patent: 2004/0073894 (2004-04-01), Chen et al.
patent: 2004/0153749 (2004-08-01), Schwarm et al.
patent: 2004/0174944 (2004-09-01), Uht
patent: 2005/0005203 (2005-01-01), Czajkowski
patent: 2005/0066153 (2005-03-01), Sharangpani et al.
patent: 2005/0086650 (2005-04-01), Yates, Jr. et al.
patent: 2005/0093607 (2005-05-01), Marshall et al.
patent: 2005/0132238 (2005-06-01), Nanja
patent: 2005/0138478 (2005-06-01), Safford et al.
patent: 2005/0240814 (2005-10-01), Sasakura et al.
patent: 2006/0020838 (2006-01-01), Tschanz et al.
patent: 2006/0020852 (2006-01-01), Bernick et al.
patent: 2006/0101303 (2006-05-01), Bower et al.
patent: 2006/0181857 (2006-08-01), Belady et al.
patent: 2006/0212753 (2006-09-01), Sato
U.S. Appl. No. 11/541,473, Ferren et al.
U.S. Appl. No. 11/541,450, Ferren et al.
U.S. Appl. No. 11/540,910, Ferren et al.
U.S. Appl. No. 11/526,190, Ferren et al.
U.S. Appl. No. 11/526,145, Ferren et al.
U.S. Appl. No. 11/392,992, Mangione-Smith.
U.S. Appl. No. 11/384,237, Mangione-Smith.
U.S. Appl. No. 11/384,236, Mangione-Smith.
U.S. Appl. No. 11/364,573, Ferren et al.
U.S. Appl. No. 11/364,131, Ferren et al.
U.S. Appl. No. 11/343,927, Ferren et al.
Nair et al.; “Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups”; May 1997; pp. 13-25.
Shen et al.; “Modern Processor Design: Fundamentals of Superscalar Processors”; 2002; McGraw Hill; Beta Edition; p. 423 (3 pages included).
Mitra et al.; “Robust System Design from Unreliable Components”, 2005 Penn State University; retrieved Sep. 17, 2007; pp. 1-252; located at http://www.cse.psu.edu/˜yuanxie/isca05.pdf.
Albonesi, David H., “Dynamic 1PC/Clock Rate Optimization”, 1998, pp. 282-292, 25thInternational Symposium On Computer Architecture, IEEE Computer Society.
Balasubramonian, Rajeev; Albonesi, David; Buyuktosunoglu, Alper; Dwarkadas, Sandhya, “Dynamic Memory Hierarchy Performance Optimization”, 2000, pp. 1-11, IEEE.
Balasubramonian, Rajeev; Albonesi, David; Buyuktosunoglu, Alper; Dwarkadas, Sandhya, “Memory Hierarchy Reconfiguration For Energy And Performance In General-Purpose Processor Architectures”, 2000, pp. 1-13, IEEE.
Juan, Toni; Sanjeevan, Sanji; Navarro, Juan J., “Dynamic History-Length Fitting: A Third Level Of Adaptivity For Branch Prediction”, bearing a date of 1998, pp. 155-166, IEEE.
Veidenbaum, Alexander V.; Tang, Weiyu; Gupta, Rajesh; Nicolau, Alexandru; Ji, Xiaomei, “Adapting Cache Line Size To Application Behavior”, 1999, pp. 145-154, 13thInternational Conference On Supercomputing, ACM Press.
Evers, Marius; Chang, Po-Yung; Patt, Yale N.; “Using Hybrid Branch Predictors To Improve Branch Prediction Accuracy In The Presence Of Context Switches”; 1996; pp. 3-11; Proceedings of the 23rdannual international symposium on computer architecture; ACM Press.
Kundu, Partha, et al.; “A Case for Shared Instruction Cache on Chip Multiprocessors running OLTP”; ACM SIGARCH Computer Architecture News; Jun. 2004; pp. 11-18; vol. 32, No. 3; ACM Press.
Rothenberg, Eric et al.; “Trace Cache: a Low Latency Approach to High Bandwidth Instruction Fetching”; International Symposium on Microarchitecture; 1996; pp. 24-34; IEEE.
Sodani, Avinash et al.; “Dynamic Instruction Reuse”; ISCA; Jun. 1997; pp. 1-12; ACM Press.
Gummaraju et al.; “Branch Prediction in Multi-Threaded Processors”; 2000; pp. 179-188; IEEE.
Suh et al.; “Dynamic Partitioning of Shared Cache Memory”; 2002; pp. 1-23; MIT.
Austin, Todd; “DIVA: A Reliable substrate for Deep Submicron Microarchitecture Design”; Advanced Computer Architecture Lab; pp. 1-12; University of Michigan; located at http://huron.cs.ucdavis.edu/Micro32/presentations/p—austin.pdf; printed on Feb. 6, 2006.
Austin, Todd; “DIVA: A Reliable substrate for Deep Submicron Microarchitecture Design”; ACM Portal; Bearing dates of 1999 and 2006; pp. 1-6; Association for Computing Machinery; located at http://portal.acm.org/citation.cfm?id=320111; printed on Feb. 6, 2006.
Bala, Vasanth; Duesterwald, Evelyn; Banerjia, Sanjeev; “Dynamo: A Transparent Dynamic Optimization System”; Hewlett-Packard Labs; Bearing a date of 2000, printed on Nov. 10, 2005; pp. 1-12; ACM; Vancouver, Canada.
“Bayes' theorem”; Facts, Info and Encyclopedia article; pp. 1-6; located at: http://absoluteastronomy.com/encyclopedia/b/ba/bayes—theorem1.htm; printed on Aug. 27, 2005.
“Bayes'theorem”; Wikipedia, the free encyclopedial; pp. 1-6; located at: http://en.wikipedia.org/wiki/Bayes—theorem; printed on Aug. 27, 2005.
“Bayesian inference”; Wikipedia, the free encyclopedia; pp. 1-9; located at: http://en.wikipedia.org/wiki/Bayesian—inference#Evidence—and—the—scientific—method; printed on Aug. 27, 2005.
“Bayesian logic”; a Whatis.com definition; p. 1; located at: http://whatis.techtarget.com/definition0,,sid9—gci548993,00.html; printed on Aug. 19, 2005.
“Bayesian probability”; Wikipedia, the free encyclopedia; pp. 1-4; located at: http://en.wikipedia.org/wiki/Bayesianism; printed on Aug. 27, 2005.
Calder, Brad; Grunwald, Dirk; Lindsay, Donald; Martin, James; Mozer, Michael; Zorn, Benjamin; “Corpus-based Static Branch Prediction”; pp. 1-14; located at: http://www.cse.ucsd.edu/˜calder/papers/PLDI-95-ESP.pdf.
Chatterjee, Saugata; Weaver, Chris; Austin, Todd; “Efficient Checker Processor Design”; pp. 1-11; University of Michigan; located at http://www.eecs.umich.edu/˜taustin/papers/MICRO33-divadesign.pdf; printed on Feb. 6, 2006.
“Cisco 1

Affiliated with

Also associated with

Rating

Hardware-error tolerant computing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware-error tolerant computing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware-error tolerant computing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4128858