Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-07-29
2009-02-10
Bragdon, Reginald G (Department: 2189)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S154000
Reexamination Certificate
active
07490192
ABSTRACT:
In inputting control information for setting access conditions in a system having a common data bus (3), when a predetermined bit string making up an access condition setting command is inputted to predetermined terminals which are not data input/output terminals (S3), the predetermined terminals are set as control information input terminals (S5) and inputted control information is temporarily maintained in a non-volatile memory device (S13). When inputting of control information is completed (S15), the control information that has been temporarily maintained is stored in a non-volatile memory region all at once (S17). During an access condition setting operation, the data input/output terminals are released (S7) and the data bus (3) is made available to other banks or devices (2) so that data transfer efficiency of the system can be improved.
REFERENCES:
patent: 6518823 (2003-02-01), Kawai
patent: 06-203584 (1994-07-01), None
patent: 10-106275 (1998-04-01), None
patent: WO 01/75892 (2001-10-01), None
Kato Kenta
Sugimoto Satoru
Bragdon Reginald G
Gu Shawn X
Ingrassia Fisher & Lorenz P.C.
Spansion LLC
LandOfFree
Method and apparatus for setting input terminals for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for setting input terminals for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for setting input terminals for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4120927