Electrical computers and digital processing systems: processing – Processing control – Context preserving (e.g. – context swapping – checkpointing,...
Reexamination Certificate
2006-04-24
2009-12-15
Chan, Eddie P (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Context preserving (e.g., context swapping, checkpointing,...
C712S229000, C712S218000
Reexamination Certificate
active
07634641
ABSTRACT:
One embodiment of the present invention provides a system which performs simultaneous speculative threading. The system staffs by executing instructions in normal execution mode using a first thread. Upon encountering a data-dependent stall condition, the first thread generates an architectural checkpoint and commences execution of instructions in execute-ahead mode. During execute-ahead mode, the first thread executes instructions that can be executed and defers instructions that cannot be executed into a deferred queue. When the data dependent stall condition has been resolved, the first thread generates a speculative checkpoint and continues execution in execute-ahead mode. At the same time, the second thread commences execution in a deferred mode. During execution in the deferred mode, the second thread executes instructions deferred by the first thread.
REFERENCES:
patent: 5659721 (1997-08-01), Shen et al.
patent: 5751985 (1998-05-01), Shen et al.
patent: 5881280 (1999-03-01), Gupta et al.
patent: 6691240 (2004-02-01), Stotzer et al.
patent: 2001/0029590 (2001-10-01), Sager et al.
patent: 2004/0154010 (2004-08-01), Marcuello et al.
patent: 2004/0226011 (2004-11-01), Augsburg et al.
patent: 2004/0230778 (2004-11-01), Chou et al.
patent: 2005/0210223 (2005-09-01), Caprioli et al.
patent: 0 355 286 (1990-02-01), None
patent: 0779577 (1997-06-01), None
patent: WO 03/093982 (2003-11-01), None
Zahran, M. and Franklin, M. 2003. Dynamic Thread Resizing for Speculative Multithreaded Processors. In Proceedings of the 21st international Conference on Computer Design (Oct. 13-15, 2003). ICCD. IEEE Computer Society, Washington, DC, 313.
Iffat H. Kazi et al., “Coarse-Grained Speculative Execution in Shared-Memory Multiprocessors”, ICS 98 Melbourne Australia, published Jul. 7, 1998, XP-000895361, pp. 93-100.
Daniel C. McCrackin, “Eliminating Interlocks in Deeply Pipelined Processors by Delay Enforced Multistreaming”, IEEE Transactions on Computers 40 (1991) October, No. 10, New York, US, XP 000266019.
Caprioli Paul
Chaudhry Shailender
Tremblay Marc
Chan Eddie P
Jones Anthony P.
Park Vaughan & Fleming LLP
Partridge William B
Sun Microsystems Inc.
LandOfFree
Method and apparatus for using multiple threads to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for using multiple threads to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for using multiple threads to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4102562