Semiconductor device with NMOS transistors arranged...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S206000, C257SE27062, C257S067000

Reexamination Certificate

active

07569894

ABSTRACT:
A semiconductor device includes a plurality of PMOS transistors formed on a semiconductor substrate; and a plurality of NMOS transistors formed on the semiconductor substrate. The plurality of PMOS transistors are electrically isolated from each other by a device isolation structure formed in the semiconductor substrate. The plurality of NMOS transistors are continuously formed in a first direction such that a sequence of N-type diffusion layers of the plurality of NMOS transistors extends in the first direction. One of the plurality of PMOS transistors and one of the plurality of NMOS transistors share a gate electrode.

REFERENCES:
patent: 5334861 (1994-08-01), Pfiester et al.
patent: 5714394 (1998-02-01), Kadosh et al.
patent: 2003/0127697 (2003-07-01), Ohta et al.
patent: 2001-345430 (2001-12-01), None
patent: 2003-203989 (2003-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device with NMOS transistors arranged... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device with NMOS transistors arranged..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with NMOS transistors arranged... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4099626

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.