Method and apparatus for analyzing integrated circuit...

Details Method and apparatus for analyzing integrated circuit... Method and apparatus for analyzing integrated circuit...

2005-06-23

2009-08-18

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07577930

ABSTRACT:
A method and apparatus for viewing and/or analyzing the operations and logical states of an integrated circuit. The logical state of various flip-flops within the ASIC may be determined at a specified time. The embodiment may store these flip-flop states in a computer-readable data structure, such as a file or database. By repeating this process and incrementing or decrementing the time with each repetition, a more complete picture of the ASIC's operation may be captured. Additionally, the embodiment may graphically display the flip-flop states, for example as a graph or waveform.

REFERENCES:
patent: 4115865 (1978-09-01), Beauvais et al.
patent: 4449193 (1984-05-01), Tournois
patent: 4484346 (1984-11-01), Sternberg et al.
patent: 4532606 (1985-07-01), Phelps
patent: 4559618 (1985-12-01), Houseman et al.
patent: 4564952 (1986-01-01), Karabinis et al.
patent: 4581760 (1986-04-01), Schiller et al.
patent: 4594673 (1986-06-01), Holly
patent: 4622653 (1986-11-01), McElroy
patent: 4669054 (1987-05-01), Schlunt et al.
patent: 4670858 (1987-06-01), Almy
patent: 4694404 (1987-09-01), Meagher
patent: 4695973 (1987-09-01), Yu
patent: 4758982 (1988-07-01), Price
patent: 4783829 (1988-11-01), Miyakawa et al.
patent: 4794559 (1988-12-01), Greenberger
patent: 4825391 (1989-04-01), Merz
patent: 4841467 (1989-06-01), Ho et al.
patent: 4847789 (1989-07-01), Kelly et al.
patent: 4888583 (1989-12-01), Ligocki et al.
patent: 4888712 (1989-12-01), Barkans et al.
patent: 4890242 (1989-12-01), Sinha et al.
patent: 4945500 (1990-07-01), Deering
patent: 4961581 (1990-10-01), Barnes et al.
patent: 4970636 (1990-11-01), Snodgrass et al.
patent: 4996666 (1991-02-01), Duluk, Jr.
patent: 4998286 (1991-03-01), Tsujiuchi et al.
patent: 5031038 (1991-07-01), Guillemot et al.
patent: 5040223 (1991-08-01), Kamiya et al.
patent: 5050220 (1991-09-01), Marsh et al.
patent: 5054090 (1991-10-01), Knight et al.
patent: 5067162 (1991-11-01), Driscoll, Jr. et al.
patent: 5083287 (1992-01-01), Obata et al.
patent: 5123084 (1992-06-01), Prevost et al.
patent: 5123085 (1992-06-01), Wells et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5129051 (1992-07-01), Cain
patent: 5129060 (1992-07-01), Pfeiffer et al.
patent: 5133052 (1992-07-01), Bier et al.
patent: 5146592 (1992-09-01), Pheiffer et al.
patent: 5189712 (1993-02-01), Kajiwara et al.
patent: 5245700 (1993-09-01), Fossum
patent: 5247586 (1993-09-01), Gobert et al.
patent: 5265222 (1993-11-01), Nishya et al.
patent: 5278948 (1994-01-01), Luken, Jr.
patent: 5289567 (1994-02-01), Roth
patent: 5293467 (1994-03-01), Buchner et al.
patent: 5295235 (1994-03-01), Newman
patent: 5299139 (1994-03-01), Baisuck et al.
patent: 5315537 (1994-05-01), Blacker
patent: 5319743 (1994-06-01), Dutta et al.
patent: 5338200 (1994-08-01), Olive
patent: 5347619 (1994-09-01), Erb
patent: 5363475 (1994-11-01), Baker et al.
patent: 5369734 (1994-11-01), Suzuki et al.
patent: 5394516 (1995-02-01), Winser
patent: 5402532 (1995-03-01), Epstein et al.
patent: 5448690 (1995-09-01), Shiraishi et al.
patent: 5455900 (1995-10-01), Shiraishi et al.
patent: 5481669 (1996-01-01), Poulton et al.
patent: 5493644 (1996-02-01), Thayer et al.
patent: 5509110 (1996-04-01), Latham
patent: 5535288 (1996-07-01), Chen et al.
patent: 5544306 (1996-08-01), Deering et al.
patent: 5546194 (1996-08-01), Ross
patent: 5572634 (1996-11-01), Duluk, Jr.
patent: 5574835 (1996-11-01), Duluk, Jr. et al.
patent: 5574836 (1996-11-01), Broemmelsiek
patent: 5579455 (1996-11-01), Greene et al.
patent: 5596686 (1997-01-01), Duluk, Jr.
patent: 5613050 (1997-03-01), Hochmuth et al.
patent: 5621866 (1997-04-01), Murata et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5664071 (1997-09-01), Nagashima
patent: 5669010 (1997-09-01), Duluk, Jr.
patent: 5684939 (1997-11-01), Foran et al.
patent: 5699497 (1997-12-01), Erdahl et al.
patent: 5710876 (1998-01-01), Peercy et al.
patent: 5734806 (1998-03-01), Narayanaswami
patent: 5751291 (1998-05-01), Olsen et al.
patent: 5767589 (1998-06-01), Lake et al.
patent: 5767859 (1998-06-01), Rossin et al.
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5798770 (1998-08-01), Baldwin
patent: 5828378 (1998-10-01), Shiraishi
patent: 5841447 (1998-11-01), Drews
patent: 5850225 (1998-12-01), Cosman
patent: 5852451 (1998-12-01), Cox et al.
patent: 5854631 (1998-12-01), Akeley et al.
patent: 5860158 (1999-01-01), Pai et al.
patent: 5864342 (1999-01-01), Kajiya et al.
patent: 5870095 (1999-02-01), Albaugh et al.
patent: RE36145 (1999-03-01), DeAguiar et al.
patent: 5880736 (1999-03-01), Peercy et al.
patent: 5889997 (1999-03-01), Strunk
patent: 5920326 (1999-07-01), Rentshcler et al.
patent: 5936629 (1999-08-01), Brown et al.
patent: 5949424 (1999-09-01), Cabral et al.
patent: 5949428 (1999-09-01), Toelle et al.
patent: 5977977 (1999-11-01), Kajiya et al.
patent: 5977987 (1999-11-01), Duluk, Jr.
patent: 5990904 (1999-11-01), Griffin
patent: 6002410 (1999-12-01), Battle
patent: 6002412 (1999-12-01), Schinnerer
patent: 6046746 (2000-04-01), Deering
patent: 6084591 (2000-07-01), Aleksic
patent: 6111582 (2000-08-01), Jenkins
patent: 6118452 (2000-09-01), Gannett
patent: 6128000 (2000-10-01), Jouppi et al.
patent: 6167143 (2000-12-01), Badique
patent: 6167486 (2000-12-01), Lee et al.
patent: 6201540 (2001-03-01), Gallup et al.
patent: 6204859 (2001-03-01), Jouppi et al.
patent: 6216004 (2001-04-01), Tiedemann et al.
patent: 6228730 (2001-05-01), Chen et al.
patent: 6229553 (2001-05-01), Duluk, Jr. et al.
patent: 6243488 (2001-06-01), Penna
patent: 6243744 (2001-06-01), Snaman, Jr. et al.
patent: 6246415 (2001-06-01), Grossman et al.
patent: 6259452 (2001-07-01), Coorg et al.
patent: 6259460 (2001-07-01), Gossett et al.
patent: 6263493 (2001-07-01), Ehrman
patent: 6268875 (2001-07-01), Duluk, Jr. et al.
patent: 6275235 (2001-08-01), Morgan, III
patent: 6285378 (2001-09-01), Duluk, Jr.
patent: 6288730 (2001-09-01), Duluk, Jr. et al.
patent: 6331856 (2001-12-01), Van Hook et al.
patent: 6476807 (2002-11-01), Duluk, Jr. et al.
patent: 6525737 (2003-02-01), Duluk, Jr. et al.
patent: RE38078 (2003-04-01), Duluk, Jr.
patent: 6552723 (2003-04-01), Duluk, Jr. et al.
patent: 6577305 (2003-06-01), Duluk, Jr. et al.
patent: 6577317 (2003-06-01), Duluk, Jr. et al.
patent: 6597363 (2003-07-01), Duluk, Jr. et al.
patent: 6614444 (2003-09-01), Duluk, Jr. et al.
patent: 6650327 (2003-11-01), Airey et al.
patent: 6671747 (2003-12-01), Benkual et al.
patent: 6693639 (2004-02-01), Duluk, Jr. et al.
patent: 6697063 (2004-02-01), Zhu
patent: 6717576 (2004-04-01), Duluk, Jr. et al.
patent: 6771264 (2004-08-01), Duluk et al.
patent: 6785873 (2004-08-01), Tseng
patent: 2004/0130552 (2004-07-01), Duluk, Jr. et al.
patent: 0166577 (1986-01-01), None
patent: 0870282 (2003-05-01), None
patent: WO 90/04849 (1990-05-01), None
patent: WO 95/27263 (1995-10-01), None
Akeley, K., “RealityEngine Graphics”, Computer Graphics Proceedings, Annual Conference Series, pp. 109-116, Aug. 1-6, 1993.
Angel, E., “Interactive Computer Graphics: A Top-Down Approach with OpenG1”, ISBN: 0201855712, Addison-Wesley, pp. 241, 242, 277 and 278, 1997.
Carpenter, L., “The A-buffer, An Antialaised Hidden Surface Method”, Computer Graphics, vol. 18, No. 3, pp. 103-108, Jul. 1984.
Clark, J., “Hierarchical Geometric Models for Visible Surface Algorithms”, Communications of the ACM, vol. 19, No. 10, pp. 547-554, Oct. 1976.
Clark et al., “Distributed Proc in High Performance Smart Image Memory”, LAMDA 4th Quarter, pp. 40-45, Oct. 1990.
Cook et al., “The Reyes Image Rendering Architecture”, Computer Graphics, vol. 21, No. 4, pp. 95-102, Jul. 1987.
Das et al., “A systolic algorithm for hidden surface removal”, Parallel Computing, vol. 15, pp. 277-289, 1990.
Deering et al., “Leo: A System for Cost Effective 3D Shaded Graphics”, Computer Graphics Proceedings, Annual Conference Series, pp. 101-108, Aug. 1-6, 1993.
Demetrescu, S., “High Speed Image Rasterization Using a Highly Parallel Smart Bulk Memory”, Stanford Tech Report, pp. 83-244

Affiliated with

Also associated with

Rating

Method and apparatus for analyzing integrated circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for analyzing integrated circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for analyzing integrated circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4072052