Electronic digital logic circuitry – Multifunctional or programmable – Array
Reexamination Certificate
2007-06-27
2009-08-25
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Array
C326S021000, C326S047000, C375S371000
Reexamination Certificate
active
07579867
ABSTRACT:
Some embodiments provide a method that outputs from a configurable IC a first set of data bits from a trace buffer. Each bit of the first set of data bits is simultaneously generated in the configurable circuits and, in some embodiments, multiple data bits of the first set of data bits do not reach the traced buffer simultaneously. The method also determines a set of relative delays for the first set of data bits and arranges the first set of data bits into a second set of data bits by compensating for the relative delays.
REFERENCES:
patent: 5425036 (1995-06-01), Liu et al.
patent: 5426378 (1995-06-01), Ong
patent: 5452239 (1995-09-01), Dai et al.
patent: 5521835 (1996-05-01), Trimberger
patent: 5600263 (1997-02-01), Trimberger et al.
patent: 5610829 (1997-03-01), Trimberger
patent: 5629637 (1997-05-01), Trimberger et al.
patent: 5640106 (1997-06-01), Erickson et al.
patent: 5640107 (1997-06-01), Kruse
patent: 5646545 (1997-07-01), Trimberger et al.
patent: 5654650 (1997-08-01), Gissel
patent: 5701441 (1997-12-01), Trimberger
patent: 5761483 (1998-06-01), Trimberger
patent: 5825662 (1998-10-01), Trimberger
patent: 5920712 (1999-07-01), Kuijsten
patent: 5944813 (1999-08-01), Trimberger
patent: 6084429 (2000-07-01), Trimberger
patent: 6182247 (2001-01-01), Herrmann et al.
patent: 6255849 (2001-07-01), Mohan
patent: 6389558 (2002-05-01), Herrmann et al.
patent: 6404224 (2002-06-01), Azegami et al.
patent: 6430736 (2002-08-01), Levi et al.
patent: 6446249 (2002-09-01), Wang et al.
patent: 6460148 (2002-10-01), Veenstra et al.
patent: 6480954 (2002-11-01), Trimberger et al.
patent: 6601227 (2003-07-01), Trimberger
patent: 6614703 (2003-09-01), Pitts et al.
patent: 6668237 (2003-12-01), Guccione et al.
patent: 6681353 (2004-01-01), Barrow
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 6750675 (2004-06-01), Venkata et al.
patent: 6802026 (2004-10-01), Patterson et al.
patent: 6810442 (2004-10-01), Lin et al.
patent: 6829756 (2004-12-01), Trimberger
patent: 6889368 (2005-05-01), Mark et al.
patent: 6894527 (2005-05-01), Donlin et al.
patent: 6937681 (2005-08-01), Watanabe
patent: 6959397 (2005-10-01), Cafaro et al.
patent: 6996738 (2006-02-01), Chiang
patent: 7010667 (2006-03-01), Vorbach et al.
patent: 7064577 (2006-06-01), Lee
patent: 7085858 (2006-08-01), Fox et al.
patent: 7112992 (2006-09-01), Guzman et al.
patent: 7138827 (2006-11-01), Trimberger
patent: 7212448 (2007-05-01), Trimberger
patent: 7231339 (2007-06-01), Nemecek et al.
patent: 7233169 (2007-06-01), Vadi
patent: 7375550 (2008-05-01), Redgrave et al.
patent: 7443196 (2008-10-01), Redgrave et al.
patent: 2001/0033188 (2001-10-01), Aung et al.
patent: 2002/0010853 (2002-01-01), Trimberger et al.
patent: 2002/0089349 (2002-07-01), Barbier et al.
patent: 2003/0100133 (2003-05-01), Eidson et al.
patent: 2006/0176075 (2006-08-01), Or-Bach
patent: 2006/0251416 (2006-11-01), Letner et al.
patent: 2007/0007999 (2007-01-01), Graham et al.
patent: 2007/0143577 (2007-06-01), Smith
patent: 2008/0191733 (2008-08-01), Redgrave et al.
patent: 2008/0191735 (2008-08-01), Redgrave et al.
patent: 2008/0191736 (2008-08-01), Redgrave et al.
patent: 2008/0222465 (2008-09-01), Redgrave et al.
patent: PCT/US2008/061072 (2008-04-01), None
patent: PCT/US2008/061074 (2008-04-01), None
patent: PCT/US2008/061072 (2008-09-01), None
patent: PCT/US2008/061074 (2008-10-01), None
U.S. Appl. No. 11/769,680, filed Jun. 27, 2007, Hutchings, et al.
U.S. Appl. No. 11/769,683, filed Jun. 27, 2007, Hutchings, et al.
U.S. Appl. No. 11/769,686, filed Jun. 27, 2007, Hutchings, et al.
U.S. Appl. No. 11/769,703, filed Jun. 27, 2007, Hutchings, et al.
U.S. Appl. No. 11/769,702, filed Jun. 27, 2007, Hutchings.
U.S. Appl. No. 11/769,701, filed Jun. 27, 2007, Hutchings, et al.
Non-Final Office Action for U.S. Appl. No. 11/769,703, mailing date Apr. 21, 2008, Hutchings, et al.
Altera Corp., “Section V. In-System Design Debugging,”Quartus II Handbook, May 2007, pp. 1-150.
Amerson, R., et al., “Teramac—Configurable Custom Computing,”Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, Apr. 19-21, 1995, pp. 32-38.
Arnold, J., “The Splash 2 Software Environment,”IDA Supercomputing Research Center, 1993 Month N/A, pp. 88-93, Bowie, MD, USA.
Arnold, J., et al, “Splash 2,”Supercomputing Research Center, 1992 Month N/A, pp. 316-322, Bowie, MD, USA.
Butts, M., “Future Directions of Dynamically Reprogrammable Systems,”IEEE 1995 Custom Integrated Circuits Conference, May 1995, pp. 487-494.
Compton, K., et al., “Reconfigurable Computing: A Survey of Systems and Software,”ACM Computing Surveys, Jun. 2002, pp. 171-210, vol. 34., No. 2.
Graham, P., “Logical Hardware Debuggers For FPGA-Based Systems,”A Dissertation Submitted to the Faculty of Brigham Young University in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy in Brigham Young University, Dec. 2001, pp. i-246.
Hanono, S., “InnerView Hardware Debugger: A Logic Analysis Tool for the Virtual Wires Emulation System”, Submitted to the Department of Electrical Engineering and Computer science in Partial Fulfillment of the Requirements for the Degree of Master of Science at the Massachusetts Institute of Technology, Feb. 1995, pp. 1-59.
Hutchings, B., et al., “A CAD Suite for High-Performance FPGA Design,” Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines Defense Advanced Research Projects Agency, 1999 Month N/A, pp. 1-16.
Hutchings, B., et al., “Designing and Debugging Custom Computing Applications,” IEEE Design & Test of Computers, Jan. 2000, pp. 20-28.
Hutchings, B., et al., “Unifying Simulation and Execution in a Design Environment for FPGA Systems,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Feb. 2001, pp. 201-205, vol. 9, No. 1.
Trimberger, S., “Effects of FPGA Architecture on FPGA Routing,” 32nd ACM/IEEE Design Automation Conference, Jun. 1995, ACM.
Vuillemin, J., et al., “Programmable Active Memories: Reconfigurable Systems Come of Age,” Very Large Scale Integration (VLSI) Systems, IEEE Transactions on vol. 4, Issue 1, Mar. 1996, pp. 56-69.
Xilinx, Inc., “ChipScope ProSoftware and Cores User Guide,” Jan. 10, 2007, pp. 1-206, Xilinx Inc.
Xilinx, Inc., “Virtex-5 FPGA,” Configuration User Guide, Feb. 2007, pp. 1-154, Xilinx, Inc.
Hauser, J., et al., “Garp: A MIPS Processor with a Reconfigurable Coprocessor”,FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on FPGA-Based Custom Computing Machines, Apr. 16-18, 1997, pp. 12-21.
Luk, W., et al., “Compilation Tools for Run-Time Reconfigurable Desings”,FPGAs for Custom Computing Machines, 1997. Proceedings., The 5th Annual IEEE Symposium on FPGA-Based Custom Computing Machines, Apr. 16-18, 1997, pp. 56-65.
Scalera, S., et al., “The Design and Implementation of a Context Switching FPGA”,FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines, Apr. 15-17, 1998, pp. 78-85.
Notice of Allowance of U.S. Appl. No. 11/375,363, mailing date Jun. 5, 2008, Redgrave, Jason, et al.
Restriction Requirement of U.S. Appl. No. 11/375,363, mailing date Feb. 25, 2008, Redgrave, Jason, et al.
Non-Final Office Action of U.S. Appl. No. 11/375,363, mailing date Jul. 26, 2007, Redgrave, Jason, et al.
U.S. Appl. No. 12/235,581, filed Sep. 22, 2008, Redgrave, Jason, et al.
Non-Final Office Action of U.S. Appl. No. 11/375,370, mailing date Jul. 11, 2008, Redgrave, Jason, et al.
Non-Final Office Action of U.S. Appl. No. 11/375,369, mailing date Aug. 20, 2008, Redgrave, Jason, et al.
Notice of Allowance of U.S. Appl. No. 11/375,369, mailing date Apr. 9, 2008, Redgrave, Jason, et al.
Non-Final Office Action of U.S. Appl. No. 11/375,369, mailing date Aug. 21, 2007, Redgrave, Jason, et al.
U.S. Appl. No. 11/375,364, filed Mar. 13, 2006, Hut
Gupta Amit
Hutchings Brad
Teig Steven
Adeli & Tollen LLP
Tabula Inc.
Tan Vibol
LandOfFree
Restructuring data from a trace buffer of a configurable IC does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Restructuring data from a trace buffer of a configurable IC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Restructuring data from a trace buffer of a configurable IC will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4066407