System for SIMD-oriented management of register maps for...

Details System for SIMD-oriented management of register maps for... System for SIMD-oriented management of register maps for...

2008-01-15

2009-12-08

Huisman, David J (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

C712S022000

Reexamination Certificate

active

07631167

ABSTRACT:
A facility is provided for managing register maps for map-based indirect register file access within a processor. The management facility includes a register mapping including a set of maps, each map of the set of maps having a plurality of map registers. A set of actual registers is indirectly accessed by the processor via map entries of the set of maps. The number of actual registers in the set of actual registers is greater than the number of map entries in the set of maps, and the map entries of the set of maps reference only a subset of the set of actual registers at any given time. The facility includes managing updates to multiple entries of the set of maps of the register mapping by updating multiple map entries of at least one map of the set of maps responsive to executing a single update instruction.

REFERENCES:
patent: 4992938 (1991-02-01), Cocke et al.
patent: 5546554 (1996-08-01), Yung et al.
patent: 6675288 (2004-01-01), Farrell et al.
patent: 6915411 (2005-07-01), Moreno et al.
patent: 7065631 (2006-06-01), Weaver
patent: 2003/0191924 (2003-10-01), Weaver
Kioyohara et al, “Register Connection: A New Approach to Adding Registers into Instruction Set Architectures”, In Proc., ISCA, pp. 247-256, 1993.
Tyson et al., “Evaluating the Use of Register Queues in Software Pipelined Loops”, IEEE Trans. Computers, vol. 50, No. 8, pp. 769-783, Aug. 2001.
“Intel Itanium™ Architecture Software Developer's Manual”, vol. 1, pp. 1:19-1:130, 1:65-1:70, and 1:169-1:190, Oct. 2002.
Tyler et al., “AltiVec™: Bringing Vector Technology to the PowerPC™ Processor Family”, IEEE, Motorola Inc., Document No. 0-7803-6258-0/99, pp. 437-444 (1999).
Capek et al., “Apparatus for Increasing Addressability of Registers Within a Processor”, U.S. Appl. No. 11/065,602, filed Feb. 23, 2005.

Affiliated with

Also associated with

Rating

System for SIMD-oriented management of register maps for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for SIMD-oriented management of register maps for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for SIMD-oriented management of register maps for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4062048