Methods and apparatuses for designing integrated circuits

Details Methods and apparatuses for designing integrated circuits Methods and apparatuses for designing integrated circuits

2007-08-21

2009-12-08

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07631282

ABSTRACT:
Methods and apparatuses for designing an integrated circuit. In one example of a method, a hardware description language (HDL) code is compiled to produce a technology independent RTL (register transfer level) netlist. A portion of an area of the IC is allocated to a specific portion of the technology independent RTL netlist. In a typical implementation of this method, the allocation restricts circuitry created from the specific portion to the portion of the IC.

REFERENCES:
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5396435 (1995-03-01), Ginetti
patent: 5475830 (1995-12-01), Chen et al.
patent: 5550839 (1996-08-01), Buch et al.
patent: 5555201 (1996-09-01), Dangelo et al.
patent: 5696693 (1997-12-01), Aubel et al.
patent: 5696771 (1997-12-01), Beausang et al.
patent: 5831866 (1998-11-01), Burgun et al.
patent: 5835751 (1998-11-01), Chen et al.
patent: 5867396 (1999-02-01), Parlour
patent: 5896299 (1999-04-01), Ginetti et al.
patent: 5903466 (1999-05-01), Beausang et al.
patent: 6011911 (2000-01-01), Ho et al.
patent: 6026226 (2000-02-01), Heile et al.
patent: 6080201 (2000-06-01), Hojat et al.
patent: 6135647 (2000-10-01), Balakrishnan et al.
patent: 6141631 (2000-10-01), Blinne et al.
patent: 6145117 (2000-11-01), Eng
patent: 6192504 (2001-02-01), Pfluger et al.
patent: 6205572 (2001-03-01), Dupenloup
patent: 6216252 (2001-04-01), Dangelo et al.
patent: 6216258 (2001-04-01), Mohan et al.
patent: 6243851 (2001-06-01), Hwang et al.
patent: 6260182 (2001-07-01), Mohan et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6292925 (2001-09-01), Dellinger et al.
patent: 6301553 (2001-10-01), Burgun et al.
patent: 6321369 (2001-11-01), Heile et al.
patent: 6438735 (2002-08-01), McElvain et al.
patent: 6457164 (2002-09-01), Hwang et al.
patent: 6463568 (2002-10-01), Wasson
patent: 6505328 (2003-01-01), Van Ginneken et al.
patent: 6519754 (2003-02-01), McElvain et al.
patent: 6622291 (2003-09-01), Ginetti
patent: 6629296 (2003-09-01), Ganesan et al.
patent: 6668364 (2003-12-01), McElvain et al.
patent: 6687882 (2004-02-01), McElvain et al.
patent: 6711729 (2004-03-01), McElvain et al.
patent: 7337100 (2008-02-01), Hutton et al.
patent: 2001/0001881 (2001-05-01), Mohan et al.
patent: 2002/0116685 (2002-08-01), Van Ginneken
patent: 2002/0166098 (2002-11-01), Chang et al.
patent: 2002/0188922 (2002-12-01), Ginneken et al.
patent: 2002/0194572 (2002-12-01), McElvain et al.
patent: 2003/0079195 (2003-04-01), McElvain et al.
patent: 2003/0149954 (2003-08-01), McElvain et al.
patent: 2004/0117756 (2004-06-01), McElvain et al.
Hinsberger et al. “Optimal Technology Mapping for Single Output Cells,”Proceedings of Fifth Great Lakes Symposium on VLSI, (Mar. 16, 1995), pp. 14-19.
Liu et al. “A Replication Cut for Two-Way Partitioning,”IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 14, No. 5 (May 1995), pp. 623-630.
Puri et al. “Logic Optimization by Output Phase Assignment in Dynamic Logic Synthesis,”IEEE/ACM International Conference on Computer-Aided Design, (Nov. 10, 1996), pp. 2-8.
Sakouti et al. “Coherent Optimization Strategies for Multilevel Synthesis,”Proceedings of European Conference on Design Automation with the European Event in ASIC Design, (Feb. 22, 1993), pp. 378-385.
Togawa, et al. “A Performance-Oriented Circuit Partitioning Algorithm with Logic-Block Replication for Multi-FPGA Systems,”IEEE Asia Pacific Conference on Circuits and Systems, (Nov. 18, 1996), pp. 294-297.
Wakabayashi et al. “Gate Array Placement based on Mincut Partitioning with Path Delay Constraints,”1993 IEEE International Symposium on Circuits and Systems, vol. 3 (May 3, 1993), pp. 2059-2062.

Affiliated with

Also associated with

Rating

Methods and apparatuses for designing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatuses for designing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatuses for designing integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4056863