Clock-gated model transformation for asynchronous testing of...

Details Clock-gated model transformation for asynchronous testing of... Clock-gated model transformation for asynchronous testing of...

2006-04-26

2008-11-18

Luu, Pho M. (Department: 2824)

Static information storage and retrieval

Addressing

Multiple port access

C365S189040, C365S191000, C365S230050

Reexamination Certificate

active

07453759

ABSTRACT:
Asynchronous behavior of a circuit is modeled by modifying latches in a netlist to add an extra port to the latches, e.g., a single-port latch is transformed into a dual-port latch. Each input port has an enable line and a data input. The data input in the added port is a feedback line from the latch output, and the enable line in the added port is the logical NOR of all of the original enable lines. By adding this extra latch port in the higher-level model, it becomes possible to introduce assertion logic to ensure that one and only one latch port for a given latch is ever active during the same simulation cycle. The model can then be tested earlier in the design methodology prior to the availability of the post-synthesis netlist. The model can also be used in both simulation and formal or semi-formal verification.

REFERENCES:
patent: 4857868 (1989-08-01), Robb
patent: 4870345 (1989-09-01), Tomioka et al.
patent: 5650938 (1997-07-01), Bootehsaz et al.
patent: 5956748 (1999-09-01), New
patent: 5960052 (1999-09-01), Bombal et al.
patent: 6009256 (1999-12-01), Tseng et al.
patent: 6078528 (2000-06-01), Johnson et al.
patent: 6353906 (2002-03-01), Smith et al.
patent: 6467044 (2002-10-01), Lackey
patent: 6535946 (2003-03-01), Bryant et al.
patent: 6760277 (2004-07-01), Farooq
patent: 6785855 (2004-08-01), Zhang et al.
patent: 6799280 (2004-09-01), Edenfield et al.

Affiliated with

Also associated with

Rating

Clock-gated model transformation for asynchronous testing of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock-gated model transformation for asynchronous testing of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock-gated model transformation for asynchronous testing of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4051329