Method for dynamic insertion loss control for 10/100/1000...

Details Method for dynamic insertion loss control for 10/100/1000... Method for dynamic insertion loss control for 10/100/1000...

2005-08-19

2008-12-23

Suryawanshi, Suresh K (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C324S641000, C375S350000

Reexamination Certificate

active

07469348

ABSTRACT:
Dynamic insertion insertion loss for an ethernet power on differential cable pairs is shown in a power feed circuit that supplies power to a network attached device (PD). An insertion loss control circuit limits power loss in a coupled power feed circuit. determines an insertion loss limit, and senses an average power of the power signals to produce a common mode feedback signal to the power feed circuit.

REFERENCES:
patent: 6904110 (2005-06-01), Trans et al.
patent: 6985099 (2006-01-01), Luz et al.
patent: 7034546 (2006-04-01), Manani et al.
patent: 2005/0264299 (2005-12-01), Manani et al.
patent: 10144984 (1998-05-01), None
patent: 2001016342 (2001-01-01), None
Aparin et al, Active GaAs MMIC Band-Pass Filters with Automatic Frequency Tuning and Insertion Loss Control, Oct. 1995, IEEE Journal of solid-state circuits, vol. 30, No. 10, pp. 6.

Affiliated with

Also associated with

Rating

Method for dynamic insertion loss control for 10/100/1000... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for dynamic insertion loss control for 10/100/1000..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for dynamic insertion loss control for 10/100/1000... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4051159