Method and related apparatus for reducing chipset power...

Details Method and related apparatus for reducing chipset power... Method and related apparatus for reducing chipset power...

2005-08-08

2008-12-23

Lee, Thomas (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C713S320000

Reexamination Certificate

active

07469352

ABSTRACT:
A chipset has a plurality of driving units, each unit connecting to an address pin of a memory module for driving a one-bit address signal while accessing the memory module. The method detects configurations of memory modules, and determines which address pins are unused and makes corresponding driving units stop driving to reduce power consumption of unused address pins.

REFERENCES:
patent: 6038637 (2000-03-01), Berube et al.
patent: 2006/0004981 (2006-01-01), Bains
patent: 2006/0039205 (2006-02-01), Cornelius
patent: 2006/0041713 (2006-02-01), Charles et al.
patent: 07-084988 (1995-03-01), None

Affiliated with

Also associated with

Rating

Method and related apparatus for reducing chipset power... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and related apparatus for reducing chipset power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and related apparatus for reducing chipset power... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4048646