Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-03-20
2008-12-30
Ellis, Kevin L (Department: 2187)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S118000
Reexamination Certificate
active
07472226
ABSTRACT:
A method for accessing data in memory comprising, receiving address bits associated with a data item including a first tag, an index, and a sector ID from a requestor, associating the index with a congruence class in a primary directory, determining whether the first tag matches a second tag in a plurality of tags in the congruence class, wherein the each tag of the plurality of tags uniquely identifies a cache line associated with a primary ID in the congruence class, defining the primary ID of the second tag of the primary directory that matches the first tag, determining whether the primary ID and the sector ID are present in a secondary directory entry having a one to one correspondence with a sector in a data array, and sending the data item from the sector to the requestor.
REFERENCES:
patent: 6212602 (2001-04-01), Wicki et al.
patent: 6862660 (2005-03-01), Wilkins et al.
patent: 2003/0014597 (2003-01-01), van de Waerdt
Emma Philip G.
Montoye Robert K.
Srinivasan Vijayalakshmi
Bradley Matthew
Cantor & Colburn LLP
Ellis Kevin L
International Business Machines - Corporation
Yamonaco Lisa
LandOfFree
Methods involving memory caches does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods involving memory caches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods involving memory caches will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4037192