Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2005-03-31
2008-11-18
Patel, Nitin C (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C713S502000, C327S040000, C327S047000, C327S048000, C377S039000
Reexamination Certificate
active
07454645
ABSTRACT:
A circuit and method are provided herein for monitoring the status of a clock signal. In general, the method may include supplying a pair of clock signals to a clock monitor circuit, which is configured for monitoring a status of one clock signal relative to the other. The status indicates whether the frequency of the one clock signal is faster, slower or substantially equal to the frequency of the other clock signal. Once determined, the status may be stored as a bit pattern within a status register, which is operatively coupled to the clock monitor circuit. This enables the status to be read by detecting a logic state of one or more bits within the status register.
REFERENCES:
patent: 4374361 (1983-02-01), Holden
patent: 4446437 (1984-05-01), Rinaldi
patent: 4507544 (1985-03-01), Jones
patent: 4860288 (1989-08-01), Teske et al.
patent: 4931748 (1990-06-01), McDermott et al.
patent: 5099153 (1992-03-01), Adams
patent: 5161175 (1992-11-01), Parker et al.
patent: 5561390 (1996-10-01), Hiiragizawa
patent: 5610561 (1997-03-01), Zarrabian
patent: 5832033 (1998-11-01), Takahashi
patent: 5903748 (1999-05-01), McCollough et al.
patent: 6008671 (1999-12-01), Kang
patent: 6137332 (2000-10-01), Inoue et al.
patent: 6329853 (2001-12-01), Iinuma
patent: 6563346 (2003-05-01), Abbiate et al.
patent: 6782065 (2004-08-01), Yamanaka et al.
patent: 6788655 (2004-09-01), Underbrink
patent: 6961287 (2005-11-01), Jung
patent: 7038508 (2006-05-01), Parker et al.
patent: 7084810 (2006-08-01), Kitatani
patent: 7157942 (2007-01-01), Meltzer
patent: 1538451 (2005-06-01), None
International Search Report, PCT/US2006/010252, mailed Aug. 31, 2006.
Li Gabriel M.
Raman Sangeeta
Richmond Greg J.
Cypress Semiconductor Corp.
Daffer Kevin L.
Daffer McDaniel LLP
Patel Nitin C
LandOfFree
Circuit and method for monitoring the status of a clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit and method for monitoring the status of a clock signal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit and method for monitoring the status of a clock signal will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4034649