Method of leakage optimization in integrated circuit design

Details Method of leakage optimization in integrated circuit design Method of leakage optimization in integrated circuit design

2007-01-03

2008-11-04

Do, Thuan (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07448009

ABSTRACT:
This invention reduces leakage power in an integrated circuit design formed of a plurality of design cells selected from a library of cells. The method of this invention considers all design cells, identifies corresponding candidate cells having the same function and swaps a candidate design cell having a least leakage current for the design cell.

REFERENCES:
patent: 2004/0230924 (2004-11-01), Williams et al.

Affiliated with

Also associated with

Rating

Method of leakage optimization in integrated circuit design does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of leakage optimization in integrated circuit design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of leakage optimization in integrated circuit design will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4034139