System bus structure for large L2 cache array topology with...

Details System bus structure for large L2 cache array topology with... System bus structure for large L2 cache array topology with...

2005-02-10

2008-12-23

Bragdon, Reginald G. (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S003000, C711S119000, C711S127000, C711S144000, C711S157000

Reexamination Certificate

active

07469318

ABSTRACT:
A cache memory which loads two memory values into two cache lines by receiving separate portions of a first requested memory value from a first data bus over a first time span of successive clock cycles and receiving separate portions of a second requested memory value from a second data bus over a second time span of successive clock cycles which overlaps with the first time span. In the illustrative embodiment a first input line is used for loading both a first byte array of the first cache line and a first byte array of the second cache line, a second input line is used for loading both a second byte array of the first cache line and a second byte array of the second cache line, and the transmission of the separate portions of the first and second memory values is interleaved between the first and second data busses. The first data bus can be one of a plurality of data busses in a first data bus set, and the second data bus can be one of a plurality of data busses in a second data bus set. Two address busses (one for each data bus set) are used to receive successive address tags that identify which portions of the requested memory values are being received from each data bus set. For example, the requested memory values may be 32 bytes each, and the separate portions of the requested memory values are received over four successive cycles with an 8-byte portion of each value received each cycle. The cache lines are spread across different cache sectors of the cache memory, wherein the cache sectors have different output latencies, and the separate portions of a given requested memory value are loaded sequentially into the corresponding cache sectors based on their respective output latencies. Merge flow circuits responsive to the cache controller are used to receive the portions of a requested memory value and input those bytes into the cache sector.

REFERENCES:
patent: 5896548 (1999-04-01), Ofek
patent: 6408362 (2002-06-01), Arimilli
patent: 6442653 (2002-08-01), Arimilli
patent: 6769081 (2004-07-01), Parulkar
patent: 6859862 (2005-02-01), Liao
patent: 2002/0065988 (2002-05-01), Lasserre et al.
patent: 2004/0215888 (2004-10-01), Arimilli
patent: 2005/0172091 (2005-08-01), Rotithor

Affiliated with

Also associated with

Rating

System bus structure for large L2 cache array topology with... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System bus structure for large L2 cache array topology with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System bus structure for large L2 cache array topology with... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4029625