Post passivation interconnection schemes on top of IC chip

Details Post passivation interconnection schemes on top of IC chip Post passivation interconnection schemes on top of IC chip

2007-09-17

2008-12-02

Picardat, Kevin M (Department: 2822)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified configuration

C257S690000, C257S700000, C257S774000

Reexamination Certificate

active

07459791

ABSTRACT:
A new method is provided for the creation of interconnect lines. Fine line interconnects are provided in a first layer of dielectric overlying semiconductor circuits that have been created in or on the surface of a substrate. A layer of passivation is deposited over the layer of dielectric, a thick second layer of dielectric is created over the surface of the layer of passivation. Thick and wide interconnect lines are created in the thick second layer of dielectric. The first layer of dielectric may also be eliminated, creating the wide thick interconnect network on the surface of the layer of passivation that has been deposited over the surface of a substrate.

REFERENCES:
patent: 3030877 (1962-04-01), McDuffie et al.
patent: 4423547 (1984-01-01), Farrar et al.
patent: 4670091 (1987-06-01), Thomas et al.
patent: 5055907 (1991-10-01), Jacobs
patent: 5083187 (1992-01-01), Lamson et al.
patent: 5106461 (1992-04-01), Volfson et al.
patent: 5108950 (1992-04-01), Wakabayashi et al.
patent: 5212403 (1993-05-01), Nakanishi et al.
patent: 5227012 (1993-07-01), Brandli et al.
patent: 5300461 (1994-04-01), Ting
patent: 5384488 (1995-01-01), Golshan et al.
patent: 5416356 (1995-05-01), Staudinger et al.
patent: 5468984 (1995-11-01), Efland et al.
patent: 5478773 (1995-12-01), Dow et al.
patent: 5501006 (1996-03-01), Gehman, Jr. et al.
patent: 5635767 (1997-06-01), Wenzel et al.
patent: 5659201 (1997-08-01), Wollesen
patent: 5663108 (1997-09-01), Lin
patent: 5686764 (1997-11-01), Fulcher
patent: 5739560 (1998-04-01), Toyoda et al.
patent: 5789303 (1998-08-01), Leung et al.
patent: 5834844 (1998-11-01), Akagawa et al.
patent: 5929508 (1999-07-01), Delgado et al.
patent: 6020640 (2000-02-01), Efland et al.
patent: 6030877 (2000-02-01), Lee et al.
patent: 6040604 (2000-03-01), Lauvray et al.
patent: 6117782 (2000-09-01), Lukanc et al.
patent: 6144100 (2000-11-01), Shen et al.
patent: 6146958 (2000-11-01), Zhao et al.
patent: 6187680 (2001-02-01), Costrini et al.
patent: 6200888 (2001-03-01), Ito et al.
patent: 6229221 (2001-05-01), Kloen et al.
patent: 6232147 (2001-05-01), Matsuki et al.
patent: 6236101 (2001-05-01), Erdeljac et al.
patent: 6271127 (2001-08-01), Liu et al.
patent: 6294425 (2001-09-01), Hideki
patent: 6303423 (2001-10-01), Lin
patent: 6383916 (2002-05-01), Lin
patent: 6416958 (2002-07-01), Vidovic et al.
patent: 6455885 (2002-09-01), Lin
patent: 6459135 (2002-10-01), Basteres et al.
patent: 6465879 (2002-10-01), Taguchi
patent: 6472745 (2002-10-01), Iizuka
patent: 6495442 (2002-12-01), Lin et al.
patent: 6501169 (2002-12-01), Aoki et al.
patent: 6544880 (2003-04-01), Akram
patent: 6545354 (2003-04-01), Aoki et al.
patent: 6548365 (2003-04-01), Basteres et al.
patent: 6605528 (2003-08-01), Lin et al.
patent: 6636139 (2003-10-01), Tsai et al.
patent: 6649509 (2003-11-01), Lin et al.
patent: 6683380 (2004-01-01), Efland et al.
patent: 6734563 (2004-05-01), Lin et al.
patent: 6759275 (2004-07-01), Lee et al.
patent: 6800555 (2004-10-01), Test et al.
patent: 2002/0017730 (2002-02-01), Iwao et al.
patent: 2002/0109232 (2002-08-01), Lin et al.
patent: 2002/0115282 (2002-08-01), Lin et al.
patent: 2002/0158334 (2002-10-01), Vu Quat et al.
patent: 2003/0102551 (2003-06-01), Kikuchi
patent: 2004/0089951 (2004-05-01), Lin
patent: 2004/0166659 (2004-08-01), Lin et al.
patent: 2005/0104177 (2005-05-01), Lin et al.
patent: 2006/0038231 (2006-02-01), Lin et al.
patent: 2006/0049483 (2006-03-01), Lin et al.
patent: 2006/0049524 (2006-03-01), Lin et al.
patent: 2006/0049525 (2006-03-01), Lin et al.
patent: 2006/0063378 (2006-03-01), Lin et al.
patent: 2006/0076687 (2006-04-01), Lin et al.
patent: 1039544 (2000-09-01), None
patent: 2000216264 (2000-08-01), None
“Influence of the Series of On-Chip Power Supply Buses on Internal Device Failure After ESD Stress”, by H. Terletzki et al., IEEE Trans. On Elec. Devices, vol. 40, No. 11, Nov. 1993, pp. 2081-2083.
“Power Distribution Techniques for VLSI Circuits”, by Song et al., IEEE Jrnl. of Solid-State Circuits, vol. sc-21, No. 1, Feb. 1986, pp. 150-156.
“Processing Thick multilevel Polyimide Films for 3-D Stacked memory”, by Caterer et al., IEEE Trans. On Advanced Packaging, vol. 22, No. 2, May 1999, pp. 189-199.

Affiliated with

Also associated with

Rating

Post passivation interconnection schemes on top of IC chip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Post passivation interconnection schemes on top of IC chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Post passivation interconnection schemes on top of IC chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4022383