Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With specified crystal plane or axis
Reexamination Certificate
2004-01-29
2008-08-12
Menz, Douglas M (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With specified crystal plane or axis
C257S628000
Reexamination Certificate
active
07411274
ABSTRACT:
The present invention has been made in order to manufacture a silicon semiconductor substrate used for a semiconductor integrated circuit device, higher in carrier mobility, especially in electron mobility, which is a carrier of an n-type FET, on a {100} plane as a main surface, and provides a silicon semiconductor substrate and a method for manufacturing the same, wherein the conventional RCA cleaning is employed without the use of special cleaning and the surface of the substrate is planarized at an atomic level to thereby decrease the surface roughness thereof without the use of the radical oxidation. The present invention provides a silicon semiconductor substrate comprising: a {110} plane or a plane inclined from a {110} plane as a main surface of the substrate; and steps arranged at an atomic level along a <110> orientation on the main surface.
REFERENCES:
patent: 3476991 (1969-11-01), Mize et al.
patent: 4768076 (1988-08-01), Aoki et al.
patent: 5882952 (1999-03-01), Kizuki et al.
patent: 6589336 (2003-07-01), Ebara et al.
patent: 6667492 (2003-12-01), Kendall
patent: 2005/0003648 (2005-01-01), Mitani et al.
patent: 2006/0148143 (2006-07-01), Bedell et al.
patent: 0 354 449 (1990-02-01), None
patent: 1 174 928 (2002-01-01), None
patent: 48-039513 (1973-11-01), None
patent: 59-217374 (1984-12-01), None
patent: 61-070748 (1986-04-01), None
patent: 02-074074 (1990-03-01), None
patent: 2000-216378 (2000-08-01), None
patent: 2000-286418 (2000-10-01), None
patent: 2002289819 (2002-10-01), None
PCT International Search Report for PCT/JP2004/00869 mailed on May 11, 2004.
International Preliminary Report for the Application No. PCT/JP2004/000869 dated Sep. 29, 2005.
Demizu Kiyoshi
Ohmi Tadahiro
Sugawa Shigetoshi
Teramoto Akinobu
Yamanaka Hideki
Menz Douglas M
Ohmi Tadahiro
Rader & Fishman & Grauer, PLLC
Shin-Etsu Handotai & Co., Ltd.
LandOfFree
Silicon semiconductor substrate and its manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon semiconductor substrate and its manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon semiconductor substrate and its manufacturing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4009655