Static information storage and retrieval – Systems using particular element – Capacitors
Reexamination Certificate
2006-06-01
2008-10-21
Auduong, Gene N. (Department: 2827)
Static information storage and retrieval
Systems using particular element
Capacitors
C365S159000
Reexamination Certificate
active
07440310
ABSTRACT:
One aspect of this disclosure relates to a method for operating a memory cell. According to various embodiments, the method includes charging a storage node of the memory cell, including forward biasing a thyristor to switch the thyristor into a high conductance low impedance state, and storing a first charge type in the storage node and storing the first charge type in a trapping insulator separating a floating body of an access transistor from the thyristor. The method further includes discharging the storage node of the memory cell, including reverse biasing the thyristor into a low conductance high impedance state, and discharging the first charge type from the storage node and discharging the first charge type from the trapping insulator. Other aspects and embodiments are provided herein.
REFERENCES:
patent: 2794917 (1957-06-01), Shockley
patent: 2899646 (1959-08-01), Read
patent: 3918033 (1975-11-01), Case et al.
patent: 3964085 (1976-06-01), Kahng et al.
patent: 3978577 (1976-09-01), Bhattacharyya et al.
patent: 4488262 (1984-12-01), Basire et al.
patent: 4692785 (1987-09-01), Wada
patent: 4754310 (1988-06-01), Coe
patent: 4791604 (1988-12-01), Lienau et al.
patent: 4829482 (1989-05-01), Owen
patent: 4870470 (1989-09-01), Bass, Jr. et al.
patent: 5043946 (1991-08-01), Yamauchi et al.
patent: 5144390 (1992-09-01), Matloubian
patent: 5145802 (1992-09-01), Tyson et al.
patent: 5382814 (1995-01-01), Ashley et al.
patent: 5396454 (1995-03-01), Nowak
patent: 5488243 (1996-01-01), Tsuruta et al.
patent: 5557569 (1996-09-01), Smayling et al.
patent: 5587604 (1996-12-01), Machesney et al.
patent: 5621683 (1997-04-01), Young
patent: 5627779 (1997-05-01), Odake et al.
patent: 5686739 (1997-11-01), Baba
patent: 5801993 (1998-09-01), Choi
patent: 5814853 (1998-09-01), Chen
patent: 5963476 (1999-10-01), Hung et al.
patent: 5981335 (1999-11-01), Chi
patent: 6049109 (2000-04-01), Omura et al.
patent: 6104045 (2000-08-01), Forbes et al.
patent: 6118152 (2000-09-01), Yamaguchi et al.
patent: 6201734 (2001-03-01), Sansbury et al.
patent: 6229161 (2001-05-01), Nemati et al.
patent: 6243296 (2001-06-01), Sansbury
patent: 6248626 (2001-06-01), Kumar et al.
patent: 6294427 (2001-09-01), Furuhata et al.
patent: 6462359 (2002-10-01), Nemati et al.
patent: 6545297 (2003-04-01), Noble et al.
patent: 6574143 (2003-06-01), Nakazato
patent: 6580137 (2003-06-01), Parke
patent: 6600188 (2003-07-01), Jiang et al.
patent: 6611452 (2003-08-01), Han
patent: 6617651 (2003-09-01), Ohsawa
patent: 6638627 (2003-10-01), Potter
patent: 6653174 (2003-11-01), Nemati et al.
patent: 6653175 (2003-11-01), Nemati et al.
patent: 6653665 (2003-11-01), Kajiyama
patent: 6660616 (2003-12-01), Babcock et al.
patent: 6661042 (2003-12-01), Hsu
patent: 6674120 (2004-01-01), Fujiwara
patent: 6686624 (2004-02-01), Hsu
patent: 6750095 (2004-06-01), Bertagnoll et al.
patent: 6774436 (2004-08-01), Yu et al.
patent: 6804149 (2004-10-01), Ogura et al.
patent: 6812504 (2004-11-01), Bhattacharyya
patent: 6845034 (2005-01-01), Bhattacharyya
patent: 6888200 (2005-05-01), Bhattacharyya
patent: 6917078 (2005-07-01), Bhattacharyya
patent: 6965129 (2005-11-01), Horch et al.
patent: 7042027 (2006-05-01), Bhattacharyya
patent: 7145186 (2006-12-01), Bhattacharyya
patent: 7149109 (2006-12-01), Forbes
patent: 7184312 (2007-02-01), Bhattacharyya
patent: 7224024 (2007-05-01), Forbes
patent: 7245535 (2007-07-01), McCollum et al.
patent: 7291519 (2007-11-01), Bhattacharyya
patent: 7323380 (2008-01-01), Forbes
patent: 7339830 (2008-03-01), Bhattacharyya
patent: 2001/0040644 (2001-11-01), Vu et al.
patent: 2002/0048190 (2002-04-01), King
patent: 2002/0105023 (2002-08-01), Kuo et al.
patent: 2003/0042534 (2003-03-01), Bhattacharyya et al.
patent: 2003/0072126 (2003-04-01), Bhattacharyya
patent: 2003/0089942 (2003-05-01), Bhattacharyya
patent: 2003/0151948 (2003-08-01), Bhattacharyya et al.
patent: 2003/0160277 (2003-08-01), Bhattacharyya et al.
patent: 2004/0007734 (2004-01-01), Kato et al.
patent: 2004/0014304 (2004-01-01), Bhattacharyya
patent: 2004/0026728 (2004-02-01), Yoshida et al.
patent: 2004/0041206 (2004-03-01), Bhattacharyya
patent: 2007/0138555 (2004-06-01), Bhattacharyya
patent: 2004/0246764 (2004-12-01), King
patent: 2005/0001232 (2005-01-01), Bhattacharyya
patent: 2005/0012119 (2005-01-01), Herner et al.
patent: 2005/0026353 (2005-02-01), Bhattacharya
patent: 2005/0026354 (2005-02-01), Bhattacharyya
patent: 2005/0047251 (2005-03-01), Bhattacharyya
patent: 2005/0098800 (2005-05-01), Herner et al.
patent: 2005/0099839 (2005-05-01), Bhattacharyya
patent: 2005/0247962 (2005-11-01), Bhattacharyya
patent: 2005/0263763 (2005-12-01), Bhattacharyya
patent: 2005/0269628 (2005-12-01), King
patent: 2006/0244007 (2006-11-01), Bhattacharyya
patent: 2006/0245244 (2006-11-01), Bhattacharyya
patent: 2006/0246653 (2006-11-01), Bhattacharyya
patent: 2006/0252206 (2006-11-01), Forbes
Bauer, F , et al., “Design aspects of MOS controlled thyristor elements”, International Electron Devices Meeting 1989.Technical Digest,(1989),297-300.
Bhattacharyya, A. , “Physical & Electrical Characteristics of LPCVD Silicon Rich Nitride”,ECS Technical Digest, J. Electrochem. Soc., 131(11), 691 RDP, New Orleans,(1984),469C.
Carter, R J., “Electrical Characterization of High-k Materials Prepared By Atomic Layer CVD”,IWGI,(2001),94-99.
Chang, H R., et al., “MOS trench gate field-controlled thyristor”,Technical Digest—International Electron Devices Meeting,(1989),293-296.
Choi, J D., et al., “A0.15 um NAND Flash Technology with ).11 um2 cell Size for 1 Gbit Flash Memory”,IEDM Technical Digest,(2000),767-770.
Fazan, P , et al., “Capacitor-Less 1-Transistor DRAM”,IEEE International SOI Conference,(2002),10-13.
Frohman-Bentchkowsky, D , “An integrated metal-nitride-oxide-silicon (MNOS) memory”,Proceedings of the IEEE, 57(6), (Jun. 1969), 1190-1192.
Han, Kwangseok, “Characteristics of P-Channel Si Nano-Crystal Memory”,IEDM Technical Digest, International Electron Devices Meeting,(Dec. 10-13, 2000),309-312.
Jagar, S, “Single grain thin-film-transistor (TFT) with SOI CMOS performance formed by metal-induced-lateral-crystallization”,International Electron Devices Meeting 1999. Technical Digest,(1999),293-6.
Kumar, M. J., “Lateral Schottky Rectifiers for Power Integrated Circuits”,International Workshop on the Physics of Semiconductor Devices,11th, 4746,Allied Publishers Ltd., New Delhi, India,(2002),414-421.
Lai, S K., et al., “Comparison and trends in Today's dominant E2 Technologies”,IEDM Technical Digest,(1986),580-583.
Nemati, F, et al., “A novel high density, low voltage SRAM cell with a vertical NDR device”,1998 Symposium on VLSI Technology Digest of Technical Papers,(1998),66-7.
Nemati, F, et al., “A novel thyristor-based SRAM cell (T-RAM) for high-speed, low-voltage, giga-scale memories”,International Electron Devices Meeting 1999. Technical Digest,(1999),283-6.
Ohsawa, Takashi, et al., “Memory design using one-transistor gain cell on SOI”,IEEE International Solid-State Circuits Conference. Digest of Technical Papers, vol. 1,(2002),452-455.
Okhonin, S., et al., “A SOI capacitor-less 1T-DRAM concept”,2001 IEEE International SOI Conference. Proceedings, IEEE. 2001,(2000), 153-154.
Shinohe, T, et al., “Ultra-high di/dt 2500 V MOS assisted gate-triggered thyristors (MAGTs) for high repetition excimer laser system”,International Electron Devices Meeting 1989. Technical Digest,(1989),301-4.
Sze, S. M., “Table 3: Measured Schottky Barrier Heights”,In: Physics of Semiconductor Devices,John Wiley & Sons, Inc.,(1981),p. 291.
Tiwari, Sandip, et al., “Volatile and Non-Volatile Memories in Silicon with Nano-Crystal Storage”,Int'l Electron Devices Meeting: Technical Digest,Washington, DC,(Dec. 1995),521-524.
Van Meer, H, “Ultra-thin film fully-depleted SOI CMOS with raised G/S/D device architecture for sub-100 nm applic
Auduong Gene N.
Micro)n Technology, Inc.
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Memory cell with trenched gated thyristor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory cell with trenched gated thyristor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory cell with trenched gated thyristor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4006930