Method and apparatus for synthesis of multimode X-tolerant...

Details Method and apparatus for synthesis of multimode X-tolerant... Method and apparatus for synthesis of multimode X-tolerant...

2005-11-15

2008-08-19

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07415678

ABSTRACT:
Methods and apparatuses for synthesizing a multimode x-tolerant compressor are described.

REFERENCES:
patent: 3784907 (1974-01-01), Eichelberger
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4503537 (1985-03-01), McAnney
patent: 5790562 (1998-08-01), Murray et al.
patent: 6557129 (2003-04-01), Rajski et al.
patent: 6615380 (2003-09-01), Kapur et al.
patent: 6738939 (2004-05-01), Udawatta et al.
patent: 6745359 (2004-06-01), Nadeau-Dostie
patent: 6748564 (2004-06-01), Cullen et al.
patent: 6782501 (2004-08-01), Distler et al.
patent: 6829740 (2004-12-01), Rajski et al.
patent: 6874109 (2005-03-01), Rajski et al.
patent: 6877119 (2005-04-01), Lauga
patent: 7058869 (2006-06-01), Abdel-Hafez et al.
patent: 7111209 (2006-09-01), Rajski et al.
patent: 7231570 (2007-06-01), Wang et al.
patent: 2002/0093356 (2002-07-01), Williams et al.
patent: 2004/0148554 (2004-07-01), Dervisoglu et al.
patent: 2005/0055617 (2005-03-01), Wang et al.
patent: 2007/0113135 (2007-05-01), Rajski et al.
Wohl et al. “X-Tolerant Compression and Application of Scan-ATPG Patterns in a BIST Architecture” IEEE ITC International Test Conference 2003, pp. 727-736.
Sitchinava et al. “Changing the Scan Enable During Shift” Proceedings of the 22nd IEEE VLSI Test Symposium 2004, consisting of 6 pages.
Wohl et al. “Scalable Selector Architecture for X-Tolerant Deterministic BIST” DAC Jun. 7-11, 2004 San Diego, CA, pp. 934-939.
Mitra et al. “X-Compact: An Efficient Response Compaction Technique”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, No. 3, Mar. 2004, pp. 421-432.
Hakmi et al. “Implementing a Scheme for External Deterministic Self-Test” VLSI Test Symposium, 2005, Proceedings 23rd IEEE, May 1-5, 2005, pp. 101-106.
Reddy et al. “A Data Compression Technique for Built-In Self-Test” IEEE Transactions on Computers, vol. 37, No. 9, Sep. 1988, pp. 1151-1156.
Mitra et al. “X-Compact An Efficient Response Compaction Technique for Test Cost Reduction”, ITC International Test Conference, 2002, pp. 311-320.
Chickermane et al. “Channel Masking Synthesis for Efficient On-Chip Test Compression” IEEE ITC International Test Conference 2004, pp. 452-461.
Wohl et al. “Analysis and Design of Optimal Combinational Compactors” Proceedings of the 21st IEEE VLSI Test Symposium, 2003, consisting of 6 pages.
Patel et al. “Application of Saluja-Karpovsky Compactors to Test Responses with Many Unknowns”, Proceedings of the 21st IEEE VLSI Test Symposium 2003, consisting of 6 pgs.
Rajski et al. “Convolutional Compaction of Test Responses” IEEE ITC International Test Conference, 2003, pp. 745-754.
Rajski et al. “Synthesis of X-Tolerant Convolutional Compactors” Proceedings of the 23rd IEEE VLSI Test Symposium, 2005, consisting of 6 pages.
Saluja et al. “Testing Computer Hardware Through Data Compression in Space and Time” IEEE International Test Conference 1983, pp. 83-88.
Han et al. “Response Compaction for Test Time and Test Pins Reduction Based on Advanced Convolutional Codes” Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 2004, consisting of 8 pages.
R. David “Testing by Feedback Shift Register” IEEE Transactions on Computers, vol. C-29, No. 7, Jul. 1980, pp. 668-673.

Affiliated with

Also associated with

Rating

Method and apparatus for synthesis of multimode X-tolerant... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for synthesis of multimode X-tolerant..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for synthesis of multimode X-tolerant... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4006381