Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2002-10-31
2008-08-19
Peikari, B. James (Department: 2189)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S038000, C710S031000, C711S005000
Reexamination Certificate
active
07415565
ABSTRACT:
A storage system that may include one or more memory devices, a memory interface device corresponding to one or more of the memory devices, which are organized in sections, a section controller, and a switch. The switch is capable of reading a data request including a data block identifier and routing the data request and any associated data through the switch on the basis of this data block identifier, such that a data request may be routed to a memory section. The section controller, in response, determines the addresses in the memory devices storing the requested data, and it transfers these addresses to those memory devices storing the requested data.
REFERENCES:
patent: 3713096 (1973-01-01), Comfort et al.
patent: 3735362 (1973-05-01), Ashany et al.
patent: 3748647 (1973-07-01), Ashany et al.
patent: 3812476 (1974-05-01), Cragon
patent: 4064556 (1977-12-01), Edelberg et al.
patent: 4065756 (1977-12-01), Panigrahi
patent: 4193121 (1980-03-01), Fedida et al.
patent: 4302632 (1981-11-01), Vicari et al.
patent: 4334305 (1982-06-01), Girardi
patent: 4363125 (1982-12-01), Brewer et al.
patent: 4506387 (1985-03-01), Walter
patent: 4510599 (1985-04-01), Ulug
patent: 4538174 (1985-08-01), Gargini et al.
patent: 4646270 (1987-02-01), Voss
patent: 4672602 (1987-06-01), Hargrave et al.
patent: 4709418 (1987-11-01), Fox et al.
patent: 4763317 (1988-08-01), Lehman et al.
patent: 4790418 (1988-12-01), Brown et al.
patent: 4796231 (1989-01-01), Pinkham
patent: 4980857 (1990-12-01), Walter et al.
patent: 4984240 (1991-01-01), Keren-Zvi et al.
patent: 4995078 (1991-02-01), Monslow et al.
patent: 5003591 (1991-03-01), Kauffman et al.
patent: 5014125 (1991-05-01), Pocock et al.
patent: 5027400 (1991-06-01), Baji et al.
patent: 5060068 (1991-10-01), Lindstrom
patent: 5062059 (1991-10-01), Youngblood et al.
patent: 5084839 (1992-01-01), Young
patent: 5119481 (1992-06-01), Frank et al.
patent: 5130792 (1992-07-01), Tindell et al.
patent: 5132992 (1992-07-01), Yurt et al.
patent: 5133079 (1992-07-01), Ballantyne et al.
patent: 5153884 (1992-10-01), Lucak et al.
patent: 5163024 (1992-11-01), Heilveil et al.
patent: 5191410 (1993-03-01), McCalley et al.
patent: 5200925 (1993-04-01), Morouka et al.
patent: 5247347 (1993-09-01), Litteral et al.
patent: 5253341 (1993-10-01), Rozmanith et al.
patent: 5261114 (1993-11-01), Raasch et al.
patent: 5285451 (1994-02-01), Henson et al.
patent: 5369784 (1994-11-01), Nelson et al.
patent: 5371532 (1994-12-01), Gelman et al.
patent: 5374952 (1994-12-01), Flohr
patent: 5400331 (1995-03-01), Lucak et al.
patent: 5553311 (1996-09-01), McLaughlin et al.
patent: 5581479 (1996-12-01), McLaughlin et al.
patent: 5604682 (1997-02-01), McLaughlin et al.
patent: 5636139 (1997-06-01), McLaughlin et al.
patent: 5729763 (1998-03-01), Leshem
patent: 5768623 (1998-06-01), Judd et al.
patent: 5771367 (1998-06-01), Beardlsey et al.
patent: 5883831 (1999-03-01), Lopez et al.
patent: 5908333 (1999-06-01), Perino et al.
patent: 5909564 (1999-06-01), Alexander et al.
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 5954804 (1999-09-01), Farmwald et al.
patent: 5968114 (1999-10-01), Wentka et al.
patent: 5978295 (1999-11-01), Pomet et al.
patent: 6032214 (2000-02-01), Farmwald et al.
patent: 6034918 (2000-03-01), Farmwald et al.
patent: 6185644 (2001-02-01), Farmwald et al.
patent: 6317377 (2001-11-01), Kobayashi
patent: 6356973 (2002-03-01), McLaughlin et al.
patent: 6356975 (2002-03-01), Barth et al.
patent: 6498741 (2002-12-01), Matsudera et al.
patent: 6587909 (2003-07-01), Olarig et al.
patent: 6684292 (2004-01-01), Piccirillo et al.
patent: 6697368 (2004-02-01), Chang et al.
patent: 6728799 (2004-04-01), Perner et al.
patent: 6879526 (2005-04-01), Lynch et al.
patent: 6981173 (2005-12-01), Ferguson et al.
patent: 7069468 (2006-06-01), Olson et al.
patent: 7197662 (2007-03-01), Bullen et al.
patent: 7266706 (2007-09-01), Brown et al.
patent: 2003/0018930 (2003-01-01), Mora et al.
patent: 2003/0135782 (2003-07-01), Matsunami et al.
patent: 2003/0187945 (2003-10-01), Lubbers et al.
patent: 2004/0044744 (2004-03-01), Grosner et al.
patent: 2004/0068561 (2004-04-01), Yamamoto et al.
patent: 2004/0168101 (2004-08-01), Kubo
patent: 2005/0025321 (2005-02-01), Ajamian
patent: WO 97/07458 (1997-02-01), None
patent: WO 2004/025476 (2004-03-01), None
Farley, Marc, “Building Storage Networks, Second Edition”, Osbourne/McGraw-Hill, 2001, entire book.
Clark, Tom, “Designing Storage Area Networks—A Practical Reference for Implementing Fibre Channel SANs”, Addison-Wesley, 1999.
U.S. Appl. No. 10/284,198 including Specification, Claims and Figures.
U.S. Appl. No. 10/284,199 including Specification, Claims and Figures.
U.S. Appl. No. 10/284,268 including Specification, Claims and Figures.
Preston, W. Curtis, “Using SANs and NAS,” O'Reilly & Associates, Inc., Feb. 2002.
Mauro, Doouglas R., et al., “Essential SNMP,” O'Reilly & Associates, Inc., Jul. 2001.
“Data-In Tristate Buffer” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode64.html>, MIT, Jun. 26, 1996, 1 page.
“Data-out Precharging Circuits and Control Circuits” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode65.html>, MIT, Jun. 26, 1996, 1 page.
“Output Multiplexer” (retrieved Mar. 17, 2002), <http://www.mit.edu:8001/people/tairan/6371
ode66.html>, MIT Jun. 26, 1996, 1 page.
“Other Circuits” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode67.html>, MIT, Jun. 26, 1996, 1 page.
“Simulations” (retrieved Mar. 17, 2002) <http://www.mit.edu:8001/people/tairan/6371
ode68.html>, MIT, Jun. 26, 1996, 1 page.
“Comments” (retrieved Mar. 17, 2002) <http://www.mit/edu:8001/people/tairan/6371
ode70.html>, MIT, Jun. 26, 1995, 1 page.
“HHSPICE Verification of Latch” (retrieved Mar. 17, 2002), <http://www.mit.edu:8001/people/tairan/6371
ode73.html>, MIT, Jun. 26, 1996, 1 page.
“Introduction” (retrieved Mar. 17, 2002) http://www4.tomshardware.com/mainboard/98q4/981024/index.html, 2 pages.
“Basic DRAM Operation” (retrieved Mar. 17, 2002) <http://www4.tomshardware.com/mainboard/98q4/981024/ram-01.html>, 2 pages.
“Asynchronous Operation” (retrieved Mar. 17, 2002), <http://www4.tomshardware.com/mainboard/98q4/981024.ram-02.html>, 2 pages.
“Synchronous Operation” (retrieved Mar. 17, 2002) <http://www4.tomshardware.com/mainboard/98q4/981024/ram-07.html>, 2 pages.
“DDR SDRAM” (retrieved Mar. 17, 2002), <http://www4.tomshardware.com/mainboard/98q4/981024/ram-10.html>, 2 pages.
“170 MHz FIFOs Using the Virtex Block SelectRAM+ Features” Xilinx Application Note XAPP131, Jun. 5, 2001, 6 pages.
“Using the Virtex Block SelectRAM+ Features” Xilinx Application Note XAPP130, Dec. 18, 2000, 11 pages.
“API Networks, enabling technology for next generation product . . . HyperTransport technology licensed by HP” (retrieved Mar. 18, 2002) <http://www.api-networks.com/pressreleases/pr121001.shtml>, API Networks, Dec. 10, 2001, 2 pages.
Richmond, Robert, “AMD 64-Bit K8 Platform Preview” (retrieved Mar. 11, 2002) Sep. 14, 2000, 4 pages.
“Block SelectRAM Overview” (retrieved Mar. 18, 2002). <http://www.xilinx.com/xil—prodcat—systemsolution.jsp?title=xam—memory—embedded—blockram—pag>, 2 pages.
McComas, Bert “PCI-X or InfiniBand Complementary New Technologies Go Head to Head” (retrieved Mar. 18, 2002) <http://www.inqst.com/articles/pcixvib/pciarticle.htm>, Inquest Market Research, Jan. 19, 2001, 10 pages.
“API Networks Accelerates Use of HyperTransport™ Technology With Launch of Industry's First HyperTransport-to-PCI Bridge Chip” API Networks Press Release, Apr. 2, 2001, 2 pages.
Bullen Melvin James
Dodd Steven Louis
Herbison David James
Lynch William Thomas
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Peikari B. James
Ring Technology Enterprises LLC
LandOfFree
Methods and systems for a storage system with a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and systems for a storage system with a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and systems for a storage system with a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3999820