Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2002-05-06
2008-10-07
Smith, Zandra (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S157000, C438S224000, C438S289000, C257SE21320, C257SE21634
Reexamination Certificate
active
07432136
ABSTRACT:
In one illustrative embodiment, the method comprises providing an SOI substrate comprised of an active layer, a buried insulation layer and a bulk substrate, the active layer being doped with a first type of dopant material, the bulk substrate having an inner well formed therein adjacent a surface of the bulk substrate and under the active layer, the inner well being doped with the first type of dopant material, forming a transistor above the SOI substrate in an area above the inner well and applying a voltage to the inner well to vary a threshold voltage of the transistor. In some embodiments, the method further comprises forming an NMOS transistor, wherein the active layer and the inner well are doped with a P-type dopant material. In other embodiments, the method further comprises forming a PMOS transistor, wherein the active layer and the inner well are doped with an N-type dopant material. In another illustrative embodiment, the method comprises providing a consumer product comprised of at least one integrated circuit product, the integrated circuit product being comprised of at least one transistor formed in an active layer of an SOI substrate, the SOI substrate further comprising an inner well formed adjacent a surface of a bulk substrate of the SOI substrate, the inner well being formed under the active layer, the active layer and the inner well being doped with a first type of dopant material, sensing an activity level of the integrated circuit product and applying a voltage of a magnitude and a polarity to the inner well of at least one transistor, the magnitude and polarity of the applied voltage being determined based upon the sensed activity level of the integrated circuit product.
REFERENCES:
patent: 4996575 (1991-02-01), Ipri et al.
patent: 5573962 (1996-11-01), Sung
patent: 5753958 (1998-05-01), Burr et al.
patent: 5869359 (1999-02-01), Prabhakar
patent: 5923067 (1999-07-01), Voldman
patent: 6051452 (2000-04-01), Shigyo et al.
patent: 6063686 (2000-05-01), Masuda et al.
patent: 6074920 (2000-06-01), Houston
patent: 6100567 (2000-08-01), Burr
patent: 6172402 (2001-01-01), Gardner et al.
patent: 6218703 (2001-04-01), Sano
patent: 6287901 (2001-09-01), Christensen et al.
patent: 6306691 (2001-10-01), Koh
patent: 6323110 (2001-11-01), Ling
patent: 6352882 (2002-03-01), Assaderaghi et al.
patent: 6410394 (2002-06-01), Shao et al.
patent: 6452232 (2002-09-01), Adan
patent: 6479862 (2002-11-01), King et al.
patent: 6492244 (2002-12-01), Christensen et al.
patent: 6538268 (2003-03-01), Horiuchi
patent: 6555891 (2003-04-01), Furukawa et al.
patent: 6670677 (2003-12-01), Choe et al.
patent: 6774705 (2004-08-01), Miyazaki et al.
patent: 6875663 (2005-04-01), Iwamatsu et al.
patent: 2002/0093064 (2002-07-01), Inaba
patent: 2002/0105034 (2002-08-01), Iwata et al.
patent: 2003/0016075 (2003-01-01), Itoh
patent: 2004/0239394 (2004-12-01), Miyazaki et al.
patent: 44 41 724 (1996-05-01), None
patent: 0 480 373 (1992-04-01), None
patent: 0 694 977 (1996-01-01), None
patent: 0 749 165 (1996-01-01), None
patent: 09139422 (1997-05-01), None
patent: WO 99/33115 (1999-07-01), None
Office Action dated Apr. 30, 2007 from U.S. Appl. No. 11/533,460.
Office Action dated Dec. 15, 2003 from U.S. Appl. No. 10/167,184.
Office Action dated Apr. 21, 2004 from U.S. Appl. No. 10/167,184.
Examiner's Answer dated Jan. 26, 2005 from U.S. Appl. No. 10/167,184.
Supplemental Examiner's Answer dated Sep. 8, 2005 from U.S. Appl. No. 10/167,184.
Supplemental Examiner's Answer dated Nov. 9, 2005 from U.S. Appl. No. 10/167,184.
Decision on Appeal dated May 5, 2006 from U.S. Appl. No. 10/167,184.
Fuselier Mark B.
Wei Andy C.
Wristers Derick J.
Advanced Micro Devices , Inc.
Pompey Ron E
Smith Zandra
Williams Morgan & Amerson
LandOfFree
Transistors with controllable threshold voltages, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Transistors with controllable threshold voltages, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistors with controllable threshold voltages, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3993075