Stacked non-volatile memory with silicon carbide-based...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE29104, C257SE25027, C257SE21065, C257SE21614

Reexamination Certificate

active

07439594

ABSTRACT:
A stacked non-volatile memory device uses amorphous silicon based thin film transistors stacked vertically. Each layer of transistors or cells is formed from a deposited a-Si channel region layer having a predetermined concentration of carbon to form a carbon rich silicon film or silicon carbide film, depending on the carbon content. The dielectric stack is formed over the channel region layer. In one embodiment, the dielectric stack is an ONO structure. The control gate is formed over the dielectric stack. This structure is repeated vertically to form the stacked structure. In one embodiment, the carbon content of the channel region layer is reduced for each subsequently formed layer.

REFERENCES:
patent: 5888857 (1999-03-01), Zhang et al.
patent: 6184068 (2001-02-01), Ohtani et al.
patent: 6232156 (2001-05-01), Ohtani et al.
patent: 6297173 (2001-10-01), Tobin et al.
patent: 6674138 (2004-01-01), Halliyal et al.
patent: 6806125 (2004-10-01), Zhang et al.
patent: 6822262 (2004-11-01), Yamazaki et al.
patent: 6841813 (2005-01-01), Walker et al.
patent: 2003/0170930 (2003-09-01), Choi et al.
patent: 2004/0207001 (2004-10-01), Kouznetsov et al.
patent: 2005/0036382 (2005-02-01), Kato
patent: 2005/0263767 (2005-12-01), Yamazaki et al.
patent: 2005/0280001 (2005-12-01), Chang
patent: 2006/0018164 (2006-01-01), Wu
patent: 2006/0024868 (2006-02-01), Herner
patent: 2006/0194379 (2006-08-01), Suda et al.
patent: 2006/0197141 (2006-09-01), Ufert et al.
patent: WO 03/017285 (2003-02-01), None
Chevaleevski, Oleg et al, “ESR Studies of Hydrogenated Nanocrystalline Silicon Carbide.” 3rd World Conference on Photovoltaic Energy Conversion, pp. 1859-1862. May 11-18, 2003.
Cheng, Kuo-Liang et al. “RAMSES-FT: A Fault Simulator for Flash Memory Testing and Diagnostics.” Proceedings of the 20th IEEE VLSI Test Symposium. 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Stacked non-volatile memory with silicon carbide-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked non-volatile memory with silicon carbide-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked non-volatile memory with silicon carbide-based... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3992867

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.