Error detection/correction and fault detection/recovery – Pulse or data error handling – Error/fault detection technique
Reexamination Certificate
2004-10-20
2008-09-23
Chaudry, Mujtaba K. (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error/fault detection technique
C714S803000, C714S805000, C714S758000
Reexamination Certificate
active
07428693
ABSTRACT:
Disclosed are an error-detecting encoding apparatus for creating parity bits by error-detecting encoding processing, appending the parity bits to an input data string and encoding the data string, and an error-detecting decoding apparatus for detecting error using these parity bits. Data segmenting means segments an input data string, which is to undergo error-detecting encoding, into a plurality of sub-data strings, dividing means divides the segmented sub-data strings by a polynomial, which is for generating an error-detecting code, and calculates remainders, converting means applies conversion processing, which conforms to a segmentation position of the sub-data strings, to the remainders on a per-remainder basis, and combining means combines converted values, which have been obtained by the conversion processing, and outputs parity bits. An encoder appends this parity to a data string, and a decoder detects error using this parity.
REFERENCES:
patent: 4117458 (1978-09-01), Burghard et al.
patent: 4809273 (1989-02-01), Jackowski et al.
patent: 5768294 (1998-06-01), Chen et al.
patent: 5778013 (1998-07-01), Jedwab
patent: 5951707 (1999-09-01), Christensen et al.
patent: 6236647 (2001-05-01), Amalfitano
patent: 6763492 (2004-07-01), Hurt et al.
patent: 6883131 (2005-04-01), Acton
patent: 6961893 (2005-11-01), Mukund et al.
patent: 7020209 (2006-03-01), Okumura
patent: 0 366 589 (1990-02-01), None
patent: 01-265332 (1989-10-01), None
patent: 03-085923 (1991-04-01), None
patent: 03-098346 (1991-04-01), None
patent: 09-018354 (1997-01-01), None
patent: 09-064754 (1997-03-01), None
patent: 10-209880 (1998-08-01), None
patent: 10-215187 (1998-08-01), None
patent: 2001-7784 (2001-01-01), None
patent: 2001-168730 (2001-06-01), None
patent: 02/27939 (2002-04-01), None
Supplementary Partial European Search Report dated Jun. 30, 2005.
Notification of Reasons for Refusal dated Oct. 17, 2006.
Florian Braun, et al. “Fast Incremental CRC Updates for IP over ATM Networks” High Performance Switching and Routing, 2001 IEEE Workshop, May 29, 2001, pp. 48-52, XP010542769.
Nakamura Takaharu
Obuchi Kazuhisa
Yano Tetsuya
Chaudry Mujtaba K.
Fujitsu Limited
Katten Muchin & Rosenman LLP
LandOfFree
Error-detecting encoding and decoding apparatus and dividing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Error-detecting encoding and decoding apparatus and dividing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Error-detecting encoding and decoding apparatus and dividing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3992670