Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2005-09-01
2008-09-30
Lee, Calvin (Department: 2892)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S264000
Reexamination Certificate
active
07429767
ABSTRACT:
Non-volatile memory devices and arrays are described that utilize band engineered gate-stacks and multiple charge trapping layers allowing a multiple trapping site gate-insulator stack memory cell that utilizes a band engineered direct tunneling or crested barrier tunnel layer and charge blocking layer for high speed programming/erasure. Charge retention is enhanced by utilization of nano-crystals and/or bulk trapping materials in a composite non-conductive trapping layer and a high K dielectric insulating layers. The band-gap engineered gate-stack with asymmetric direct tunneling or crested barrier tunnel layers of the non-volatile memory cells of embodiments of the present invention allow for low voltage high speed tunneling programming and erase with electrons and holes, while maintaining high charge blocking barriers and deep carrier trapping sites for good charge retention. Memory cell embodiments of the present invention allow multiple levels of bit storage in a memory cell through multiple charge centroids and/or multiple threshold voltage levels.
REFERENCES:
patent: 4870470 (1989-09-01), Bass, Jr. et al.
patent: 5886368 (1999-03-01), Forbes et al.
patent: 6514828 (2003-02-01), Ahn et al.
patent: 6586797 (2003-07-01), Forbes et al.
patent: 6664589 (2003-12-01), Forbes et al.
patent: 6713810 (2004-03-01), Bhattacharyya
patent: 6743681 (2004-06-01), Bhattacharyya
patent: 6754108 (2004-06-01), Forbes
patent: 6759712 (2004-07-01), Bhattacharyya
patent: 6768156 (2004-07-01), Bhattacharyya
patent: 6778441 (2004-08-01), Forbes et al.
patent: 6784480 (2004-08-01), Bhattacharyya
patent: 6849464 (2005-02-01), Drewes
patent: 6864139 (2005-03-01), Forbes
patent: 6900455 (2005-05-01), Drewes
patent: 6903969 (2005-06-01), Bhattacharyya
patent: 6917078 (2005-07-01), Bhattacharyya
patent: 6933572 (2005-08-01), Bhattacharyya
patent: 6936884 (2005-08-01), Chae et al.
patent: 2003/0042527 (2003-03-01), Forbes et al.
patent: 2003/0042532 (2003-03-01), Forbes
patent: 2003/0042534 (2003-03-01), Bhattacharyya
patent: 2003/0043632 (2003-03-01), Forbes
patent: 2003/0043633 (2003-03-01), Forbes et al.
patent: 2003/0043637 (2003-03-01), Forbes et al.
patent: 2003/0045082 (2003-03-01), Eldridge et al.
patent: 2003/0048666 (2003-03-01), Eldridge et al.
patent: 2003/0089942 (2003-05-01), Bhattacharyya
patent: 2003/0181018 (2003-09-01), Geusic et al.
patent: 2004/0264236 (2004-12-01), Chae et al.
patent: 2005/0001232 (2005-01-01), Bhattacharyya
patent: 2005/0247970 (2005-11-01), Jeon et al.
B. Govoreanu et al.; A Figure of Merit for Flash Memory Multi-Layer Tunnel Dielectrics; Simulation of Semiconductor Processes and Devices; 2001; pp. 270-273.
Jong Jin Lee et al.; Novel Nonvolatile Memory Device Using Metal Nanocrystals Embedded in High-K for Improved Data Retention; NV Workshop; 2005; pp. 1-2.
X. Wang et al.; A Novel Monos-Type Nonvolatile Memory Using High-k Dielectrics for Improved Data Retention and Programming Speed; IEEE Trans. Electron Devices; vol. 51, No. 4; Apr. 2004; pp. 597-602.
B. Govoreanu et al.; Variot: A Novel Multilayer Tunnel Barrier Concept for Low-Voltage Nonvolatile Memory Devices; IEEE Electron Device Letters; vol. 24, No. 2; Feb. 2003; pp. 99-101.
C. H. Lai et al.; Novel SiO2/AIN/HfAIO/IrO2Memory With Fast Erase Large ΔVthand Good Retention; NVSMW; 2005; pp. 1157-1159.
S. Tiwari et al.; Volatile and Non-Volatile Memories in Silicon With Nano Crystal Storage; IEDM; 1995; pp. 20.4.1-20.4.4.
J.H. Chen et al.; Nonvolatile Flash Memory Device Using Ge Nano-Crystals Embedded in HfAIO High-k Dielectric; NVM Workshop; 2005; p. 1124.
J. Willer et al.; 110nm NROM Technology for Code and Data Flash Products; Symposium on VLSI Technology Digest of Technical Papers; 2004; pp. 76-77.
K. K. Likharev; Riding the Crest of a New Wave in Memory; Circuits and Devices; Jul. 2000; pp. 16-21.
Lee Calvin
Leffert Jay & Polglaze P.A.
Micro)n Technology, Inc.
LandOfFree
High performance multi-level non-volatile memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance multi-level non-volatile memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance multi-level non-volatile memory device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3989497