Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2008-04-15
2008-04-15
Pham, Ly Duy (Department: 2827)
Static information storage and retrieval
Read/write circuit
Signals
C365S189080, C365S193000, C365S196000, C365S230060
Reexamination Certificate
active
11581927
ABSTRACT:
A semiconductor memory with wordline timing, which links activating a wordline to an isolation signal. The isolation signal is applied to a memory section adjacent the memory section containing the wordline to be activated. Upon such an isolation signal shifting low and isolating the adjacent memory section, a timing circuit triggers a wordline decoder to activate a select wordline. The timing circuit prevents activation of the wordline decoder until the isolation signal is received.
REFERENCES:
patent: 4551820 (1985-11-01), Matsuura
patent: 4571705 (1986-02-01), Wada et al.
patent: 4789967 (1988-12-01), Liou et al.
patent: 4833653 (1989-05-01), Mashiko
patent: 4929870 (1990-05-01), Harju
patent: 5079742 (1992-01-01), Simpson
patent: 5132931 (1992-07-01), Koker
patent: 5311478 (1994-05-01), Zagar et al.
patent: 5311481 (1994-05-01), Casper et al.
patent: 5313431 (1994-05-01), Uruma et al.
patent: 5335206 (1994-08-01), Kawamoto
patent: 5392241 (1995-02-01), Butler et al.
patent: 5410508 (1995-04-01), McLaury
patent: 5422850 (1995-06-01), Sukegawa et al.
patent: 5459846 (1995-10-01), Hyatt
patent: 5566116 (1996-10-01), Kang
patent: 5586080 (1996-12-01), Raad et al.
patent: 5612918 (1997-03-01), McClure
patent: 5646898 (1997-07-01), Manning
patent: 5703832 (1997-12-01), Ting et al.
patent: 5719820 (1998-02-01), Fuji
patent: 5726596 (1998-03-01), Perez
patent: 5748547 (1998-05-01), Shau
patent: 5774412 (1998-06-01), Raad et al.
patent: 5790462 (1998-08-01), McClure
patent: 5836007 (1998-11-01), Clinton et al.
patent: 5838990 (1998-11-01), Park et al.
patent: 5867439 (1999-02-01), Asakura et al.
patent: 5870343 (1999-02-01), Chi et al.
patent: 5898636 (1999-04-01), Isomura et al.
patent: 5898638 (1999-04-01), Keeth
patent: 5901098 (1999-05-01), Sim et al.
patent: 5970022 (1999-10-01), Hoang
patent: 5973975 (1999-10-01), Raad
patent: 5982682 (1999-11-01), Nevill et al.
patent: 5999480 (1999-12-01), Ong et al.
patent: 6028805 (2000-02-01), Higuchi
patent: 6028806 (2000-02-01), Waller
patent: 6046958 (2000-04-01), Keeth
patent: 6084811 (2000-07-01), Dorney
patent: 6088286 (2000-07-01), Yamauchi et al.
patent: 6091659 (2000-07-01), Watanabe et al.
patent: 6101197 (2000-08-01), Keeth et al.
patent: 6104661 (2000-08-01), Waller
patent: 6107134 (2000-08-01), Lu et al.
patent: 6118713 (2000-09-01), Raad
patent: 6130855 (2000-10-01), Keeth
patent: 6147925 (2000-11-01), Tomishima et al.
patent: 6208702 (2001-03-01), Ghoshal
patent: 6215720 (2001-04-01), Amano et al.
patent: RE37176 (2001-05-01), Kajigaya et al.
patent: 6236614 (2001-05-01), Waller
patent: 6295593 (2001-09-01), Hsu et al.
patent: 6333869 (2001-12-01), Tanizaki et al.
patent: 6349072 (2002-02-01), Origasa et al.
patent: 6366515 (2002-04-01), Hidaka
patent: 6445632 (2002-09-01), Sakamoto
patent: 6449204 (2002-09-01), Arimoto et al.
patent: 6477098 (2002-11-01), Raad
patent: 6480425 (2002-11-01), Yanagisawa et al.
patent: 6551846 (2003-04-01), Furutani et al.
patent: 6563758 (2003-05-01), Shan
patent: 6806754 (2004-10-01), Harrison et al.
patent: 6836166 (2004-12-01), Lin et al.
patent: 6888776 (2005-05-01), Watanabe et al.
patent: 7042775 (2006-05-01), Sawhney
patent: 7177212 (2007-02-01), Dudeck et al.
patent: 2001/0008492 (2001-07-01), Higashiho
patent: 2002/0000837 (2002-01-01), Keeth et al.
patent: 2004/0218444 (2004-11-01), Sawhney
patent: 2006/0133164 (2006-06-01), Sawhney
patent: 2007/0036013 (2007-02-01), Sawhney
Notice of Allowance and Fees Due mailed Jul. 6, 2007 in U.S. Appl. No. 11/581,926, 22 pages.
“U.S. Appl. No. 09-881472 Final office action mailed Feb. 4, 2003”, 8 pgs.
“U.S. Appl. No. 09-881472 Non final office action mailed Aug. 14, 2002”, 7 pgs.
“U.S. Appl. No. 09-881472 Notice of allowance mailed Apr. 26, 2004”, 7 pgs.
“U.S. Appl. No. 10-854686 Non final office action mailed May 17, 2005”, 10 pgs.
“U.S. Appl. No. 10-854686 Notice of allowance mailed Dec. 30, 2005”, 8 pgs.
“U.S. Appl. No. 10-854686 Response filed Oct. 11, 2005 to Non final office action mailed May 17, 2005”, 19 pgs.
“U.S. Appl. No. 11-338937 Non final office action mailed Nov. 1, 2006”, 11 pgs.
“U.S. Appl. No. 11-338937 Notice of allowance mailed Feb. 6, 2007”, 6 pgs.
“U.S. Appl. No. 11-338937 Notice of allowance mailed May 18, 2007”, 5 pgs.
“U.S. Appl. No. 11-338937 Response filed Jan. 3, 2007 to Non final office action mailed Nov. 1, 2006”, 11 pgs.
“Notice of Allowance mailed Oct. 18, 2007 U.S. Appl. No. 11/581,926”, 5 pgs.
“Notice of Allowance mailed Sep. 13, 2007 U.S. Appl. No. 11/338937”, 6 pgs.
Micro)n Technology, Inc.
Pham Ly Duy
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Semiconductor memory with wordline timing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory with wordline timing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory with wordline timing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3958000