Semiconductor integrated circuit, method of manufacturing...

Details Semiconductor integrated circuit, method of manufacturing... Semiconductor integrated circuit, method of manufacturing...

2008-05-20

2008-05-20

Whitmore, Stacy (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

11517258

ABSTRACT:
A layout capable of placing a circuit constituted by a plurality of transistors in a small-with region is automatically formed. A search section inputs data on a circuit and makes a search for a set of routes formed so that passage through any one of the transistors occurs only one time and so that the combination of routes in one set can cover the entire circuit network. An extraction section extracts a set of routes having the smallest number of routes in sets of route found by searching. A width determination section determines the layout width from the widths of source and drain electrodes of each transistor, the width of the region between the source and drain electrodes, the width of the region between some of the adjacent pairs of the transistors not combined into a common electrode, the number of transistors, and the smallest number of routes. A layout determination section forms information on a layout in which all the source, drain and gate electrodes of the transistor included in the circuit are placed in a small-width region having the determined width.

REFERENCES:
patent: 5270657 (1993-12-01), Wirth et al.
patent: 5777369 (1998-07-01), Lin et al.
patent: 6177691 (2001-01-01), Iranmanesh et al.
patent: 6707139 (2004-03-01), Fuiji et al.
patent: 6995516 (2006-02-01), Aoki et al.
patent: 2003/0079196 (2003-04-01), Altfeld et al.
patent: 2003/0121020 (2003-06-01), Kaptanoglu
patent: 2004/0049755 (2004-03-01), Nonaka
patent: 2004/0064795 (2004-04-01), Li et al.
patent: 2004/0210862 (2004-10-01), Igarashi et al.
patent: 1239355 (1999-12-01), None
patent: 9-15637 (1997-01-01), None
patent: 10-133232 (1998-05-01), None

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit, method of manufacturing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit, method of manufacturing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit, method of manufacturing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3957926