Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Reexamination Certificate
2008-04-22
2008-04-22
Coleman, W. David (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
C438S690000, C438S692000, C438S691000, C257SE21645, C257SE21646, C257SE21649
Reexamination Certificate
active
11388234
ABSTRACT:
The present invention provides a manufacturing method for an integrated semiconductor structure comprising the steps of: providing a semiconductor substrate having a plurality of gate stacks in a first region and at least one gate stack in a second region; forming a sacrificial plug made of a first material surrounded by an isolation layer between two adjacent gate stacks in the first region; depositing a planarisation layer over said plurality of gate stacks in said first region and said at least one gate stack in said second region; backpolishing said planarisation layer such that the upper surface of said sacrificial plug is exposed; forming a structured hardmask layer made of said first material on said backpolished planarisation layer which structured hardmask layer adjoins said sacrificial plug and has at least one opening in said second region; forming at least one contact hole in said second region under said at least one opening in said second region, said at least one contact hole exposing a substrate contact area adjacent to said gate stack in said second region or a contact area in said gate stack; selectively removing said hardmask layer and said sacrificial plug in a single etch step, whereby another contact hole is formed between two adjacent gate stacks in said first region; removing said isolation layer on the bottom of said another contact hole such that the substrate is exposed; and filling said contact hole and said another contact hole with a respective contact plug.
REFERENCES:
patent: 5723381 (1998-03-01), Grewal et al.
patent: 6821872 (2004-11-01), Liao et al.
patent: 2005/0003308 (2005-01-01), Frohlich et al.
patent: 2006/0148227 (2006-07-01), Kronke et al.
Coleman W. David
Jenkins Wilson Taylor & Hunt, P.A.
Kim Su C.
LandOfFree
Manufacturing method for an integrated semiconductor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method for an integrated semiconductor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method for an integrated semiconductor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3954088