Phase-locked loop having dynamically adjustable up/down...

Details Phase-locked loop having dynamically adjustable up/down... Phase-locked loop having dynamically adjustable up/down...

2008-07-22

2008-07-22

Lee, Thomas (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C713S400000, C713S503000

Reexamination Certificate

active

10918301

ABSTRACT:
According to embodiments of the present invention, a phase-locked loop (PLL) may include circuitry to select a wide pulse width for the phase-frequency detector control signal when the PLL is in a frequency acquisition stage, a narrow pulse width for the phase-frequency detector control signal when the PLL is in a phase capture stage, and a wide pulse width of the phase-frequency detector control signal when the PLL is in a lock stage.

REFERENCES:
patent: 5304954 (1994-04-01), Saito et al.
patent: 6239632 (2001-05-01), Moyal et al.
patent: 6320424 (2001-11-01), Kurd et al.
patent: 6518845 (2003-02-01), Nakamichi
patent: 6614317 (2003-09-01), Wong et al.
patent: 6744838 (2004-06-01), Dixit
patent: 6937075 (2005-08-01), Lim et al.
patent: 7116145 (2006-10-01), Kim et al.
patent: 2002/0167365 (2002-11-01), Smith
patent: 2004/0012422 (2004-01-01), Peng
patent: 2006/0022757 (2006-02-01), Jung
patent: PCT/US2005/025814 (2005-11-01), None

Affiliated with

Also associated with

Rating

Phase-locked loop having dynamically adjustable up/down... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase-locked loop having dynamically adjustable up/down..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase-locked loop having dynamically adjustable up/down... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3948971