Memory system and method for two step memory write operations

Details Memory system and method for two step memory write operations Memory system and method for two step memory write operations

2008-09-02

2008-09-02

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711S005000, C711S169000, C365S189050, C365S233100

Reexamination Certificate

active

11181412

ABSTRACT:
A method and apparatus for storing data in a memory device is described. The apparatus is configured to perform the following steps. The method employs a two-step technique which allows the out-of-order completion of read and write operations. When a write operation requires a resource needed for the completion of a read operation, the data being written is stored in a write data buffer in the memory device. The write data is stored in the buffer until a datapath is available to communicate the data to the memory device's memory core. Once the resource is free (or the memory device, or its controller force the write to complete) the data is written to the memory core of the memory device using the now-free datapath.

REFERENCES:
patent: 5022004 (1991-06-01), Kurtze et al.
patent: 5388222 (1995-02-01), Chisvin et al.
patent: 5388250 (1995-02-01), Lewis et al.
patent: 5588130 (1996-12-01), Fujishima et al.
patent: 5613075 (1997-03-01), Wade et al.
patent: 5623607 (1997-04-01), Kodama et al.
patent: 5708622 (1998-01-01), Ohtani et al.
patent: 5740398 (1998-04-01), Quattromani et al.
patent: 5777942 (1998-07-01), Dosaka et al.
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5802555 (1998-09-01), Shigeeda
patent: 5828606 (1998-10-01), Mick
patent: 6021264 (2000-02-01), Morita
patent: 6182207 (2001-01-01), Poivre et al.
patent: 6185151 (2001-02-01), Cho
patent: 6256716 (2001-07-01), Pham
patent: 6279077 (2001-08-01), Nasserbakht et al.
patent: 6343352 (2002-01-01), Davis et al.
patent: 6463066 (2002-10-01), Moriwaki et al.
patent: 6526462 (2003-02-01), Elabd
patent: 6560652 (2003-05-01), Larson et al.
patent: 6658578 (2003-12-01), Laurenti et al.
patent: WO96/30838 (1996-10-01), None
“A Circuit Design of Intelligent Cache Dram with Automatic Write-Back Capability”, by Kazutami Arimoto et al., IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 560-565.
“Self-Timed RAM: STRAM”, Chikai Ohno, Fujitsu Sci. Tech. J. 24, 4, (Dec. 1988), pp. 293-300.

Affiliated with

Also associated with

Rating

Memory system and method for two step memory write operations does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory system and method for two step memory write operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory system and method for two step memory write operations will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3948842