Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2008-09-30
2008-09-30
Ellis, Kevin (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S128000
Reexamination Certificate
active
11149670
ABSTRACT:
Techniques for accessing a unified cache to obtain instruction information are provided. One exemplary technique includes accessing, during a first instruction access, a first cache line of a first way of a unified cache having a plurality of ways to obtain instruction information associated with a first instruction, enabling the first way and disabling one or more of the remaining ways of the unified cache in response to a determination that the first cache line comprises instruction information associated with a second instruction, and accessing, during a second instruction access, the first cache line of the first way to obtain instruction information associated with the second instruction.
REFERENCES:
patent: 4541045 (1985-09-01), Kromer, III
patent: 5594765 (1997-01-01), Oh
patent: 5604877 (1997-02-01), Hoyt et al.
patent: 5809549 (1998-09-01), Thome et al.
patent: 5826108 (1998-10-01), Sonobe
patent: 5835969 (1998-11-01), Inagaki et al.
patent: 5860106 (1999-01-01), Domen et al.
patent: 6073230 (2000-06-01), Pickett
patent: 6101595 (2000-08-01), Pickett
patent: 6151662 (2000-11-01), Christie et al.
patent: 6205536 (2001-03-01), Yoshida
patent: 6275926 (2001-08-01), Samra
patent: 6678792 (2004-01-01), Van de Waerdt
patent: 6834327 (2004-12-01), Lyon
patent: 6976126 (2005-12-01), Clegg et al.
patent: 2004/0030838 (2004-02-01), Van de Waerdt
patent: 2004/0181631 (2004-09-01), Clegg et al.
Actions on the Merits by the U.S.P.T.O. as of Oct. 22, 2007, 2 pages.
Patterson et al., “Computer Architecture A Quantitative Approach,” 2nd Edition, 1996, pp. 271-273.
Ma et al., “Way Memoization to Reduce Fetch Energy in Instruction Caches,” MIT Laboratory for Computer Science, Cambridge, MA, pp. 1-8.
Ahmed Hamdy S
Ellis Kevin
Freescale Semiconductor Inc.
LandOfFree
System and method for unified cache access using sequential... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for unified cache access using sequential..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for unified cache access using sequential... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3942470