Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
2008-07-08
2008-07-08
Coleman, W. David (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257SE21507
Reexamination Certificate
active
11481503
ABSTRACT:
A method of forming a semiconductor device can include forming a plurality of gate structure patterns including gates and first mask patterns stacked on a semiconductor substrate, the gate structure patterns being spaced apart from each other and extending in a first direction, forming a first interlayer insulating layer covering the gate structure patterns, forming a plurality of second mask patterns extending in a second direction crossing the first direction and spaced apart from each other, and etching the first interlayer insulating layer to form a contact hole, self-aligned to the first and second mask patterns, in at least one contact region defined by a neighboring pair of the first mask patterns and a neighboring pair of the second mask patterns. Related devices are also disclosed.
REFERENCES:
patent: 6562651 (2003-05-01), Chung et al.
patent: 6750101 (2004-06-01), Lung
patent: 6897145 (2005-05-01), Park
patent: 7045849 (2006-05-01), Chen et al.
patent: 2004/0046189 (2004-03-01), Chu et al.
patent: 2004/0266170 (2004-12-01), Yun
patent: 2001-189424 (2001-07-01), None
patent: 1020010065191 (2001-07-01), None
patent: 1020020056018 (2002-07-01), None
patent: 1020050002074 (2005-01-01), None
patent: 1020050024593 (2005-03-01), None
Notice to file a Response/Amendment to the Examination Report in Korean Application No. 10-2005-0060888; Date of mailing Jun. 12, 2006.
Translations of Notice to file a Response/Amendments to the Examination Report in Korean Application No. 10-2005-0060888; Date of mailing Jun. 12, 2006.
Coleman W. David
Myers Bigel Sibley & Sajovec P.A.
Nguyen Khiem D.
Samsung Electronics Co,. Ltd.
LandOfFree
Semiconductor devices with contact holes self-aligned in two... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices with contact holes self-aligned in two..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices with contact holes self-aligned in two... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3940876