Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-05-13
2008-05-13
Whitmore, Stacy (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
11301604
ABSTRACT:
In the design of a structured ASIC device that is intended to be functionally equivalent to a programmed FPGA, an initial design for the structured ASIC may be modified in any of several ways to improve various aspects of its performance. For example, for critical or near-critical parts of the structured ASIC design, attempts may be made to permute inputs to improve performance. Alternatively or in addition, Shannon's decomposition or other decomposition may be attempted to move a critical input closer to the output of a cell. Another possible modification is replacement of high-speed adders with slower-speed adders in non-critical parts of the structured ASIC design.
REFERENCES:
patent: 5526278 (1996-06-01), Powell
patent: 5815405 (1998-09-01), Baxter
patent: 5825202 (1998-10-01), Tavana et al.
patent: 5874834 (1999-02-01), New
patent: 6091262 (2000-07-01), New
patent: 6094065 (2000-07-01), Tavana et al.
patent: 6242945 (2001-06-01), New
patent: 6360352 (2002-03-01), Wallace
patent: 6490707 (2002-12-01), Baxter
patent: 6515509 (2003-02-01), Baxter
patent: 6526563 (2003-02-01), Baxter
patent: 2004/0073882 (2004-04-01), Osann
patent: 2004/0111691 (2004-06-01), Tan et al.
patent: 2004/0261052 (2004-12-01), Perry et al.
patent: 2005/0285622 (2005-12-01), Gliese
patent: 2006/0001444 (2006-01-01), Chua et al.
“LCELL WYSIWYG Description for the Stratix II Family”, Version 1.1, Altera Corporation, Mar. 22, 2004.
Altera Corporation
Dimyan Magid Y.
Jackson Robert R.
Ropes & Gray LLP
Whitmore Stacy
LandOfFree
Methods for improved structured ASIC design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for improved structured ASIC design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for improved structured ASIC design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3939289