Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Reexamination Certificate
2008-01-22
2008-01-22
Sough, Hyung (Department: 2188)
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
C711S100000, C711S168000, C711S169000
Reexamination Certificate
active
11008792
ABSTRACT:
A method and apparatus to avoid collisions between row activate and column read or column write commands is presented. A memory controller includes control logic, activate allowed logic, and last column counter logic. The control logic sends particular values to the activate allowed logic and the last column counter logic at the beginning of a read or write operation, such as a new command load value, a read count value, and a write count value. In turn, the control logic receives an activate allowed signal from the activate allowed logic, which indicates the times at which a new activate command may be issued. As a result, the memory controller allows an activate command to commence on “even” command cycles or anytime after the last outstanding column command has been issued.
REFERENCES:
patent: 5818751 (1998-10-01), Ho et al.
patent: 6272608 (2001-08-01), Ryan et al.
patent: 6615326 (2003-09-01), Lin
patent: 2001/0036116 (2001-11-01), Kubo et al.
patent: 2005/0078506 (2005-04-01), Rao et al.
patent: 2006/0039227 (2006-02-01), Lai et al.
Davis et al., The New DRAM Interfaces: SDRAM, RDRAM and Variants, 2000, Lecture Notes in Computer Science, vol. 1940, pp. 26-31.
ELPIDA, Jul. 10, 2003, Rambus, Toshiba and Elpida announce XDR DRAM, the worlds fastest memory, http:www.elpida.com/en
ews/2003/07-10.html.
Wolfram MathWorld, Odd Number, http://mathworld.wolfram.com/OddNumber.html.
Shift Register Counters, Oct. 11, 1999, http://web.archive.org/web/19991011191710/http://www.eelab.usyd.edu.au/digital—tutorial/part2/register07.html.
Bellows Mark David
Heckendorf Ryan Abel
Cygiel Gary W
International Business Machines - Corporation
Rifai D'Ann N.
Sough Hyung
VanLeeuwen & VanLeeuwen
LandOfFree
Method and apparatus to avoid collisions between row... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus to avoid collisions between row..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to avoid collisions between row... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3920304