Method and system for machine memory power and availability...

Details Method and system for machine memory power and availability... Method and system for machine memory power and availability...

2008-04-08

2008-04-08

Portka, Gary (Department: 2185)

Electrical computers and digital processing systems: memory

Address formation

Address mapping

C709S213000, C709S205000

Reexamination Certificate

active

10738719

ABSTRACT:
A method and system for machine memory power and availability management in a processing system supporting multiple virtual machines provides a mechanism for supporting memory power management and memory failure management in large scale systems. Upon a decision to take a memory module off-line or place the module in an increased-latency state for power management, or upon a notification that a memory module has failed or been taken off-line or has had latency increased by another power management control mechanism, a hypervisor that supports multiple virtual machines checks the use of pages by each virtual machine and its guest operating system by using a reverse mapping. The hypervisor determines which virtual machines are using a particular machine memory page and may re-map the machine memory page to another available machine page, or may notify the virtual machines that the memory page has become or is becoming unavailable via a fault or other notification mechanism. Alternatively, or in the absence of a response from a virtual machine, the hypervisor can shut down the affected partition(s).

REFERENCES:
patent: 5148546 (1992-09-01), Blodgett
patent: 5404543 (1995-04-01), Faucher et al.
patent: 5586297 (1996-12-01), Bryg et al.
patent: 5623647 (1997-04-01), Maitra et al.
patent: 5948112 (1999-09-01), Shimada et al.
patent: 6128641 (2000-10-01), Fleck et al.
patent: 6131166 (2000-10-01), Wong-Insley
patent: 6182089 (2001-01-01), Ganapathy et al.
patent: 6298063 (2001-10-01), Coile et al.
patent: 6330639 (2001-12-01), Fanning et al.
patent: 6512652 (2003-01-01), Nelson et al.
patent: 6657634 (2003-12-01), Sinclair et al.
patent: 6704877 (2004-03-01), Cline et al.
patent: 6776787 (2004-06-01), Green
patent: 6834353 (2004-12-01), Smith et al.
patent: 6895506 (2005-05-01), Abu-Husein
patent: 6996441 (2006-02-01), Tobias
patent: 7000130 (2006-02-01), Adachi
patent: 2002/0004913 (2002-01-01), Fung
patent: 2002/0026601 (2002-02-01), Shiraga et al.
patent: 2003/0110205 (2003-06-01), Johnson
patent: 2003/0210247 (2003-11-01), Cui et al.
patent: 2004/0044914 (2004-03-01), Gedeon
patent: 2004/0083478 (2004-04-01), Chen et al.
patent: 2004/0236896 (2004-11-01), Kanapathippillai et al.
patent: 2004/0260957 (2004-12-01), Jeddeloh et al.
patent: 2005/0076324 (2005-04-01), Lowell et al.
patent: 2005/0091652 (2005-04-01), Ross et al.
patent: 2005/0125701 (2005-06-01), Van Hensbergen et al.
patent: 2005/0125702 (2005-06-01), Keller et al.
patent: 2005/0125703 (2005-06-01), Lefurgy et al.
patent: 2005/0132238 (2005-06-01), Nanja
patent: 2005/0138442 (2005-06-01), Huang et al.

Affiliated with

Also associated with

Rating

Method and system for machine memory power and availability... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and system for machine memory power and availability..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for machine memory power and availability... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3920256