Memory circuit containing a chain of stages

Details Memory circuit containing a chain of stages Memory circuit containing a chain of stages

2008-09-23

2008-09-23

Le, Vu A (Department: 2824)

Static information storage and retrieval

Read/write circuit

With shift register

C365S239000

Reexamination Certificate

active

11398491

ABSTRACT:
A memory circuit is provided that includes at least one chain of at least three stages each having a data input, a data output, and a control signal input. Each of the stages between the first stage and the last stage includes a first NMOS transistor having a gate connected to the control signal input of the stage, and a second NMOS transistor having a gate connected to the data input of the stage. The first and second NMOS transistors are serially connected between a first potential and a second potential, with the common electrode of the transistors being connected to the data output of the stage. The data input of the stage is connected to the data output of a preceding one of the stages, and the data output of the stage is connected to the data input of a following one of the stages. Also provided are writing and reading processes for such a memory circuit.

REFERENCES:
patent: 5410583 (1995-04-01), Weisbrod et al.
patent: 325798 (2002-04-01), None
Preliminary Search Report dated Dec. 7, 2005 for French Patent Application No. 0503351.

Affiliated with

Also associated with

Rating

Memory circuit containing a chain of stages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory circuit containing a chain of stages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory circuit containing a chain of stages will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3919321