Multi-processor system

Details Multi-processor system Multi-processor system

2008-01-15

2008-01-15

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

Reexamination Certificate

active

11285184

ABSTRACT:
Data transmission for writing data into a shared memory is performed by a high-speed dedicated line provided between each processor and the shared memory. When a processor performs writing to a shared memory space, the processor notifies an update notification bus corresponding to the conventional global bus, to which address the update is to be performed. The other processors which have detected this notification inhibit access to that address and wait for the write data to be sent to the address via the dedicated line. When the data has arrived, the data is written into the corresponding address. Here, the data is also written into the corresponding address, thereby maintaining the cache coherency. Moreover, when transmitting a write address, it is necessary to acquire the bus use right while data transmission is performed by using the dedicated line, which significantly reduces the time required for acquiring the bus use right.

REFERENCES:
patent: 5386511 (1995-01-01), Murata et al.
patent: 5530933 (1996-06-01), Frink et al.
patent: 5564034 (1996-10-01), Miyake
patent: 5584010 (1996-12-01), Kawai et al.
patent: 5701413 (1997-12-01), Zulian et al.
patent: 6484220 (2002-11-01), Alvarez, II et al.
patent: 2004/0139296 (2004-07-01), Litaize et al.
patent: 56-163572 (1981-12-01), None
patent: 4-328653 (1992-11-01), None
patent: 6-161900 (1994-06-01), None
patent: 7-281956 (1995-10-01), None
patent: 7-311751 (1995-11-01), None
patent: 2001-101147 (2001-04-01), None
James Archibald et al., “Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model”, ACM Transactions on Computer Systems, vol. 4, No. 4, Nov. 1986, pp. 273-298.
Makoto Uchiba et al., “Performance Improvement about a Multi-Processing System with Common Memory”, Fujitsu Nishi-Nihon Communication Systems Limited and Fujitsu Limited, Mar. 19, 2003.

Affiliated with

Also associated with

Rating

Multi-processor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3914164