Optimizing write/erase operations in memory devices

Details Optimizing write/erase operations in memory devices Optimizing write/erase operations in memory devices

2008-04-22

2008-04-22

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S100000, C711S154000

Reexamination Certificate

active

11035013

ABSTRACT:
A method controls write/erase operations in a memory device including memory blocks that are exposed to wear as a result of repeated erasures. The method includes: storing the erase counts of the memory blocks, creating a chain storing the erase counts of the memory blocks that are available for writing at a certain instant of time, and selecting for writing, out of the blocks in the memory device available for writing, the block having the lowest erase count in the chain.

REFERENCES:
patent: 5568423 (1996-10-01), Jou et al.
patent: 6000006 (1999-12-01), Bruce et al.
patent: 6081447 (2000-06-01), Lofgren et al.
patent: 6092160 (2000-07-01), Marsters
patent: 6426893 (2002-07-01), Conley et al.
patent: 6621746 (2003-09-01), Aasheim et al.
patent: 6925012 (2005-08-01), Yamagami et al.
patent: 7093161 (2006-08-01), Mambakkam et al.
patent: 2003/0225961 (2003-12-01), Chow et al.
patent: 2004/0088474 (2004-05-01), Lin
patent: 2004/0177212 (2004-09-01), Chang et al.
patent: 2005/0071403 (2005-03-01), Taunton

Affiliated with

Also associated with

Rating

Optimizing write/erase operations in memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimizing write/erase operations in memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimizing write/erase operations in memory devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3910536