Static information storage and retrieval – Read/write circuit – Differential sensing
Patent
1988-04-18
1990-04-24
Popek, Joseph A.
Static information storage and retrieval
Read/write circuit
Differential sensing
365 51, G11C 700
Patent
active
049205170
ABSTRACT:
A dynamic random access memory which includes a memory cell array, sense amplifiers disposed at both side of the memory cell array, and sub bit lines coupled to the sense amplifiers. The sub bit lines are coupled to data busses through middle amplifiers. By use of such memory architecture, higher integration of DRAM can be realized. Also, handling of super large bit data more than 1024 bit becomes possible.
REFERENCES:
patent: 4700328 (1987-10-01), Burghard
Inoue Michihiro
Yamada Toshio
Yamauchi Hiroyuki
Matsushita Electric - Industrial Co., Ltd.
Popek Joseph A.
LandOfFree
Semiconductor memory device having sub bit lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device having sub bit lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device having sub bit lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-39079