Apparatus, system, and method to enable transparent memory...

Details Apparatus, system, and method to enable transparent memory... Apparatus, system, and method to enable transparent memory...

2008-05-20

2008-05-20

Phan, Raymond N (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus expansion or extension

C710S311000, C710S312000

Reexamination Certificate

active

10749929

ABSTRACT:
In some embodiments, an apparatus includes a processor, an expander memory bridge location, a memory coupled to the expander memory bridge location, and a bus controller including intercept logic to intercept and block communication from the processor to the expander memory bridge location and to emulate an expander memory bridge. In some embodiments, a method includes intercepting and blocking a status request to a device, regardless of whether the device is installed, and responding to the status request.

REFERENCES:
patent: 6070207 (2000-05-01), Bell
patent: 6574695 (2003-06-01), Mott et al.
patent: 6823418 (2004-11-01), Langendorf et al.
patent: 7000042 (2006-02-01), Burns et al.
patent: 7165136 (2007-01-01), Dennis et al.

Affiliated with

Also associated with

Rating

Apparatus, system, and method to enable transparent memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, system, and method to enable transparent memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, system, and method to enable transparent memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3907729