Systems and methods for multiprocessor scalable write barrier

Details Systems and methods for multiprocessor scalable write barrier Systems and methods for multiprocessor scalable write barrier

2007-10-16

2007-10-16

Bataille, Pierre-Michel (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

C707S793000, C707S793000

Reexamination Certificate

active

11233909

ABSTRACT:
Systems and methods providing a multiprocessor scalable write barrier to a main memory card table are described. The main memory is divided into multiple cards bit-mapped by the card table. In one aspect, an application store operation (reference) associated with one of the cards is detected. Responsive to detecting the reference, card table bit(s) that are mapped to the card are evaluated. Responsive to determining that the bit(s) have already been marked as dirty, the card table bit(s) are not again marked. This technique effectively reduces the probability of more than a single overlapping write operation to a card table cache line by two or more processors in the system.

REFERENCES:
patent: 5920876 (1999-07-01), Ungar et al.
patent: 6049810 (2000-04-01), Schwartz et al.
patent: 6065020 (2000-05-01), Dussud
patent: 6115782 (2000-09-01), Wolczko et al.
patent: 6148309 (2000-11-01), Azagury et al.
patent: 6148310 (2000-11-01), Azagury et al.
patent: 6173294 (2001-01-01), Azagury et al.
patent: 6185581 (2001-02-01), Garthwaite
patent: 6226653 (2001-05-01), Alpern et al.
patent: 6317756 (2001-11-01), Kolodner et al.
patent: 6470361 (2002-10-01), Alpern et al.
patent: 6490599 (2002-12-01), Kolodner et al.
patent: 6502111 (2002-12-01), Dussud
patent: 6510440 (2003-01-01), Alpern et al.
patent: 6829686 (2004-12-01), Mathiske et al.
patent: 6845347 (2005-01-01), Yang et al.
patent: 6845437 (2005-01-01), Borman et al.
patent: 6928460 (2005-08-01), Nagarajan et al.
patent: 2004/0003014 (2004-01-01), Nagarajan et al.
patent: 2004/0187102 (2004-09-01), Garthwaite
patent: WO9848353 (1998-10-01), None
Urs Holzle, “A Fast Write Barrier for Generational Garbage Collectors, ” OOPLSA '93 Garbage Collection Workshop, Oct. 1993.
Hosking et al., “A Comparative Performance Evaluation of Write Barrier Implementations, ” ACM Conference on Object-Oriented Programming Systems, Languages, and Applications, pp. 92-109, Oct. 1992.
Wilson, P.R., “A Card-Marking Scheme for Controlling Intergenerational References in Generation-Based Garbage Collection on Stock Hardware,” ACM SIGPLAN Notices, 24-5:87-92 (1989).
Hosking, A.L., et al., “Remembered Sets Can Also Play Cards,” OOPSLA '93, Workshop on Garbage Collection and Memory Management, Washington D.C., Sep. 1993.
“A Parallel Incremental and Concurrent GC for Servers” ACM Sigplan Notices vol. 27 No. 5 pp. 129-140 May 2002.
“Research Demonstrations of a Hardware Reference-Countying Heap” LISP and Symbolic Computation vol. 10 No. 2 pp. 159-181 Jul. 1997.
“Java Virtual Memory Timing Probes: A Study of Object Life Span and Garbage Collection” Conference Proceedings of the IEEE International Performance Computing and Communications pp. 73-80 Apr. 2002.
A. Hosking, J. Moss, D. Sefanovic, AComparative Performance Evaluation of Write Farrier Implementations, pp. 1-18 Proceedings ACM Conference on Object-Oriented Programming Systems, Languages, & Applications; Vancouver, Canada, Oct. 1992, pp. 92-109.
“An On-the Fly Reference Counting Garbage Collector for Java” ACM Sigplan Notices vol. 36 No. 11 pp. 367-380 Nov. 2001.
“Object Resizing and Reclamation Through the Use of Hardware Bit-Maps” Microprocessors and Microsystems vol. 25 No. 9-10 pp. 459-467 Jan. 2002.
Hosking, A.L., et al. Remembered Sets Can Also Play Cards, OOPSLA '93, Workshop on Garabage Collection and Memory Management, Washington D.C., Sep. 1983.
Chang et al; “DMMX: Dynamic Memory Management Extensions” Journal of Systems and Software, vol. 63 No. 3, Sep. 2002, pp. 187-199.
Wilson, P.R., A Card-Marking Scheme for Controlling Intergenrational References in Generation-Based Garabage Collection on Stock Hardware, ACM SIGPLAN Notices, 24-5:87-92 (1998).
Jones “Garbage Collection”, pp. 171-173, Inter-Generational Pointers, Sep. 17, 1996.
Parallet Garbage Collection for shared Memory Multiprocessores. Flood, Detlefs, Savit, Zhang, USENIX Java virtual Machine Research & Technology Symposium, Apr. 23-24, 2001. California, USA.
Kwon et al; “Java Garbage Collection for a Small Interactive System” Jounal of Korean Information Science Society, vol. 29 No. 11-12, Dec. 2002, pp. 957-965.
Jones et al., “Garbage Collection, Algorithms for Automatic Dynamic Memory Management”, 1996, John Wiley & Sons, pp. 172-173.
Sobalvarro, Patrick G., “A Lifetime-based Garbage Collector for LISP Systems on General-Purpose Computers”, Sep. 1988, pp. 1-59.
Tanenbaum, Andrew S., “Structured Computer Organization”, 1984, Prentice-Hall, Inc., 2nd Edition, pp. 10-12.

Affiliated with

Also associated with

Rating

Systems and methods for multiprocessor scalable write barrier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for multiprocessor scalable write barrier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for multiprocessor scalable write barrier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3902422