Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Output switching noise reduction
Reexamination Certificate
2007-10-09
2007-10-09
Tran, Anh Q. (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Output switching noise reduction
C326S026000, C326S082000
Reexamination Certificate
active
11365703
ABSTRACT:
A buffer circuit, system, and method are provided. The buffer circuit includes a control circuit coupled to an output of the buffer, or possibly to an output of the first stage of a buffer. A pre-charge circuit is also provided coupled to bias an input of the control circuit to a voltage value approximately near a threshold voltage of the control circuit. The pre-charge bias amount is slightly less than the amount needed to place the control circuit in a high current conduction state. A coupling circuit is thereafter used and adapted to couple an input voltage applied to the buffer circuit to the input of the control circuit. This causes the control circuit to enter the high current conduction state. Depending on the input impedance of the coupling circuit, by pre-charging the coupling circuit input, less time is needed to cause the coupling circuit to enter and thereafter leave a high current conduction state. Therefore, by pre-charging the coupling circuit, output transitions from the buffer circuit can be accelerated and propagation delay reduced. The pre-charge circuit and the control circuit operate on one or more stages of a single or multi-stage buffer, operate on single-ended or differential/complementary input/output, and operate to speed up either the rising, falling, or both edges transitions at the output of the buffer.
REFERENCES:
patent: 5324999 (1994-06-01), Hunley et al.
patent: 6414517 (2002-07-01), Kim et al.
patent: 6486821 (2002-11-01), Aude et al.
patent: 2006/0145734 (2006-07-01), Abdel-Hamid et al.
BAZES, “Two Novel Fully Complementary Self-Biased CMOS Differential Amplifiers,” IEEE Journal of Solid-State Circuits, vol. 26, No. 2, Feb. 1991, pp. 165-168.
Technical Note TN-46-05, “General DDR SDRAM Functionality,” Micron Technology, Inc., Jul. 2001, 11 pages.
O'Sullivan Paula
Richmond Greg
Cypress Semiconductor Corp.
Daffer Kevin L.
Daffer McDaniel LLP
LandOfFree
Capacitive feedforward circuit, system, and method to reduce... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitive feedforward circuit, system, and method to reduce..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive feedforward circuit, system, and method to reduce... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3897854