Method of writing, erasing, and controlling memory for...

Details Method of writing, erasing, and controlling memory for... Method of writing, erasing, and controlling memory for...

2007-08-14

2007-08-14

Thai, Tuan V. (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S100000, C711S154000

Reexamination Certificate

active

10788336

ABSTRACT:
Data transferred from a host computer to a memory device is written into sectors whose addresses in a memory area are decoded by a decode table. Old data to be updated by the above data is erased or marked with erase flags. At a predetermined point of time, in order to create free areas, necessary data is evacuated to a primary memory media and unnecessary data indicated by erase flags is erased by a unit of predetermined memory size. Part of the memory media which has become defective is marked with a defect flag, and is replaced by an alternate area. In doing so, the decode table is rewritten to arrange the memory area.

REFERENCES:
patent: 5124948 (1992-06-01), Takizawa et al.
patent: 5267148 (1993-11-01), Kosaka et al.
patent: 5297148 (1994-03-01), Harari et al.
patent: 5341339 (1994-08-01), Wells
patent: 5357475 (1994-10-01), Hasbun et al.
patent: 5375222 (1994-12-01), Robinson et al.
patent: 5404485 (1995-04-01), Ban
patent: 5432748 (1995-07-01), Hsu et al.
patent: 5437020 (1995-07-01), Wells et al.
patent: 5459850 (1995-10-01), Clay et al.
patent: 5471478 (1995-11-01), Mangan et al.
patent: 5473753 (1995-12-01), Wells et al.
patent: 5479633 (1995-12-01), Wells et al.
patent: 5524230 (1996-06-01), Sakaue et al.
patent: 5530827 (1996-06-01), Matsui et al.
patent: 5541886 (1996-07-01), Hasbun
patent: 5563828 (1996-10-01), Hasbun et al.
patent: 5577194 (1996-11-01), Wells et al.
patent: 5600821 (1997-02-01), Falik et al.
patent: 5650969 (1997-07-01), Niijima et al.
patent: 5715193 (1998-02-01), Norman
patent: 5787445 (1998-07-01), Daberko
patent: 5802541 (1998-09-01), Reed
patent: 6125424 (2000-09-01), Komatsu et al.
patent: 6366109 (2002-04-01), Matsushita
patent: 6763424 (2004-07-01), Conley
patent: 62-283496 (1987-12-01), None
patent: 62-283497 (1987-12-01), None
U.S. Appl. No. 10/785,010, filed Feb. 25, 2004, Shinpei Komatsu et al., Fujitsu Limited.

Affiliated with

Also associated with

Rating

Method of writing, erasing, and controlling memory for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of writing, erasing, and controlling memory for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of writing, erasing, and controlling memory for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3889686