Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2007-12-11
2007-12-11
Shah, Sanjiv (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S114000, C711S170000, C714S005110
Reexamination Certificate
active
10987625
ABSTRACT:
In one embodiment, a storage subsystem includes a plurality of storage arrays each including a plurality of storage devices. The storage subsystem also includes a plurality of array controllers each coupled to one or more of the plurality of storage arrays. One or more of the arrays corresponds to a failure group. Each array controller may create a storage volume including storage devices belonging to one or more of plurality of storage arrays. In addition, the storage subsystem includes a redundancy controller that may be configured to implement N+K redundancy. The redundancy controller includes configuration functionality that may determine a number of redundant system data blocks to be stored on different storage devices for a given stripe of data that is dependent upon particular values of N and K and upon physical system configuration information.
REFERENCES:
patent: 5485474 (1996-01-01), Rabin
patent: 5574851 (1996-11-01), Rathunde
patent: 5809224 (1998-09-01), Schultz et al.
patent: 5822782 (1998-10-01), Humlicek et al.
patent: 6304942 (2001-10-01), DeKoning
patent: 6880102 (2005-04-01), Bridge
patent: 2004/0078642 (2004-04-01), Nanda
Anonymous; “Compaq RAID Advanced Data Guarding: A Cost-effective, Fault-tolerant Solution”; COMPAQ Computer Corp., Houston, TX,; Jun. 2002.
Blomer, J., et al; “An XOR-Based Erasure-Resilient Coding Scheme”; International Computer Science Institute, Berkeley, CA; Aug. 1995.
Gibson, Garth A., et al; “Coding Techniques for Handling Failures in Large Disk Arrays”; Computer Science Division Electrical Engineering and Computer Sciences, University of California at Berkeley, Mar. 1989.
Talagala Nisha D.
Wood Robert B.
Ayash Marwan
Curran Stephen J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Shah Sanjiv
Sun Microsystems Inc.
LandOfFree
Method for dynamically implementing N+K redundancy in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for dynamically implementing N+K redundancy in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for dynamically implementing N+K redundancy in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3881403