Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – Addressing extended or expanded memory
Reexamination Certificate
2007-10-30
2007-10-30
Bragdon, Reginald (Department: 2189)
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
Addressing extended or expanded memory
C711S103000, C711S156000, C711S163000, C711S212000
Reexamination Certificate
active
11008588
ABSTRACT:
The present invention relates to a memory on a silicon microchip, having a serial input/output, an integrated memory array addressable under N bits, and at least one register that is read accessible, after applying a command for reading the register to the memory. The memory stores a most significant address allocated to the memory within an extended memory array wherein the memory is incorporated or intended to be incorporated. A master memory signal is generated based on the most significant address allocated to the memory. A central processing unit executes a command for reading the register and supplies the content of the register to the serial input/output of the memory only if the memory is the master memory within the extended memory array. The memory includes slave memories whose operation depends upon the read/write status of the master memory.
REFERENCES:
patent: 4128883 (1978-12-01), Duke et al.
patent: 4665506 (1987-05-01), Cline et al.
patent: 4905137 (1990-02-01), Goodhue et al.
patent: 4908789 (1990-03-01), Blokkum et al.
patent: 5303201 (1994-04-01), Sakamoto
patent: 5357621 (1994-10-01), Cox
patent: 5428566 (1995-06-01), Robinson
patent: 5430859 (1995-07-01), Norman et al.
patent: 5561628 (1996-10-01), Terada et al.
patent: 5857214 (1999-01-01), Dey
patent: 5895480 (1999-04-01), Yung et al.
patent: 5956349 (1999-09-01), Watanabe et al.
patent: 6175891 (2001-01-01), Norman et al.
patent: 6889268 (2005-05-01), Chae et al.
patent: 2001/0018724 (2001-08-01), Sukegawa
patent: 2003/0021139 (2003-01-01), Nakamura et al.
patent: 0 028 916 (1981-05-01), None
Kuriyama, H., et al., “An 8-ns 4-Mb Serial Access Memory,”IEEE Journal of Solid-State Circuits 26(4):502-506, Apr. 1991.
Cavaleri Paola
Leconte Bruno
Zink Sebastien
Bragdon Reginald
Iannucci Robert
Seed IP Law Group PLLC
STMicroelectronics S.A.
Willhite Tyler
LandOfFree
Serial memory comprising means for protecting an extended... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Serial memory comprising means for protecting an extended..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Serial memory comprising means for protecting an extended... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3870124